TechConnect Briefs
MENU
  • Briefs Home
  • Volumes
  • About ►
    • TechConnect Briefs
    • Submissions
    • Editors
  • TechConnect
  • Briefs Home
  • Volumes
  • About
    • TechConnect Briefs
    • Submissions
    • Editors
  • TechConnect
HomeKeywordsmemory

Keywords: memory

Nanochip – Ultra-High Data Density MEMS Memory Device

Adams D., Belov N., Chou T-K., Heck J., Kim B., Knight G., Ma Q., Rao V., Tchelepi G., Nanochip, Inc., US
Nanochip developed a conceptual prototype of a probe storage device (nanochip). The device employs a ferroelectric non-volatile memory, which permits robust write, non-destructive read and simple data overwriting operations. Read-write operations require low power and [...]

Multi-Bit/Cell SONOS Flash Memory with Recessed Channel Structure

Han K-R, Kwon H-I, Lee J-H., Kyungpook National University, KR
A novel device structure for 4-bit/cell with recessed channel structure is presented and characterized for NOR-type nonvolatile memory (NVM) technology. In this paper, we studied a 4-bit/cell SONOS flash memory cell Since two transistors in [...]

Polypyrrole nanoionic composites for solid state electronics

Zhao J.H., Pillai R.G., Freund M.S., Thomson D.J., University of Manitoba, CA
In this report, a conjugated semiconducting polymer composite was designed to have a mobile charge carrier density that can be controlled through an electric field. An electrochemically deposited polypyrrole (PPy) composite between two gold electrodes [...]

Three-Dimensional-Topology Processing and Memory Cells For Molecular Electronics

Lyshevski M.A., Lyshevski S.E., Lyshevski M.A., Lyshevski S.E., Microsystems and Nanotechnologies, US
This paper researches an innovative molecular electronics solution for molecular processing platforms which utilize three-dimensional (3D) topology molecular electronic devices and 3D system organization. Departing form the conventional concepts, we use the polypeptides as a [...]

Hybrid Semiconductor/Nanoelectronic Circuit Architectures

Likharev K.K., Stony Brook University, US
I suggest to present a review of the recent work on hybrid semiconductor/nanodevice integrated circuits. Such a circuit combines a CMOS subsystem, fabricated with the usual lithographic patterning, and a nanowire crossbar with simple bistable [...]

Nanoparticle optical memory function

Soares B.F., Bashevoy M.V., MacDonald K.F., Jonsson F., Zheludev N.I., University of Southampton, UK
Light and electron-beam induced structural transformations in nanoparticles of polymorphic metals provide a paradigm for achieving resonator-less optical memory functionality with picojoule energy requirements. We demonstrate optical memory function with gallium nanoparticles grown by light-assisted [...]

Single-Crystal Nanowire Transistor for Logic and Memory Applications

Yu B., Ye L., Meyyappan M., NASA Ames Research Center, US
In this paper we report chemical synthesis, device fabrication, and device physics investigation of 1-D single-crystalline nanowire field-effect transistor (SNW-FET) for logic and memory applications. Wafer-scale transistor arrays were fabricated with semiconducting nanowires serve as [...]

Three-Dimensional Logic Architecture by Four-terminal Electrical Switches (FES) beyond Two-dimensional CMOS Architecture

Fujita S., Abe K., Lee T.H., Stanford University, US
The technology expected after the lithography limit to keep increasing the number of transistors is thought to be either use of new transistors such as CNT by bottom-up process or three-dimensional (3D) architecture. We have [...]

Impact of Multi-Trap Assisted Tunneling on Gate Leakage of CMOS Memory Devices

Entner R., Gehring A., Kosina H., Grasser T., Selberherr S., TU Vienna, AT
In this work a new approach for modeling gate leakage currents for memory cells which are highly degraded is proposed. In thicker dielectrics which are subject to high field stress and can therefore have a [...]

Molecular Dynamics Study of Electromechanical Nanotube Random Access Memory

Kwon O-K., Kang J-W, Byun K.R., Lee J-H., Hwang H-J., Chung-Ang University, KR
In this work, an electromechanical nanotube random access memory (NRAM) device based on carbon nanotube (CNT) shown in Fig. 1 was investigated using atomistic simulations. The interaction between the CNT-lever and the drain electrode or [...]

Posts pagination

« 1 2 3 »

About TechConnect Briefs

TechConnect Briefs is an open access journal featuring over 10,000 applications-focused research papers, published by TechConnect and aligned with over 20 years of discovery from the annual Nanotech and the TechConnect World Innovation Conferences.

Full Text Search

TechConnect World

June 17-19, 2024 • Washington, DC

TechConnect Online Community

» Free subscription!

Topics

3D Printing Advanced Manufacturing Advanced Materials for Engineering Applications AI Innovations Biofuels & Bioproducts Biomaterials Cancer Nanotechnology Carbon Capture & Utilization Carbon Nano Structures & Devices Catalysis Chemical, Physical & Bio-Sensors Coatings, Surfaces & Membranes Compact Modeling Composite Materials Diagnostics & Bioimaging Energy Storage Environmental Health & Safety of Nanomaterials Fuel cells & Hydrogen Graphene & 2D-Materials Informatics, Modeling & Simulation Inkjet Design, Materials & Fabrication Materials Characterization & Imaging Materials for Drug & Gene Delivery Materials for Oil & Gas Materials for Sustainable Building MEMS & NEMS Devices, Modeling & Applications Micro & Bio Fluidics, Lab-on-Chip Modeling & Simulation of Microsystems Nano & Microfibrillated Cellulose Nanoelectronics Nanoparticle Synthesis & Applications Personal & Home Care, Food & Agriculture Photonic Materials & Devices Printed & Flexible Electronics Sensors - Chemical, Physical & Bio Solar Technologies Sustainable Materials Water Technologies WCM - Compact Modeling
MENU
  • Sitemap
  • Contact
  • Sitemap
  • Contact

Copyright © TechConnect a Division of ATI | All rights reserved.