Suryagandh S., Subba N., Wason V., Chiney P., Wu Z-Y, Chen B.Q., Krishnan S., Rathor M., Icel A.
Advanced Micro Devices, US
Keywords: analog, SOI, Variation
Analog design uses transistors with longer channel length for high performance. gm, Rout and intrinsic gain form the matrix to gauge this performance. It is critical to design these circuits for manufacturing variability. This work presents a systematic compact modeling approach to capture analog variation. We show that the variation in Rout is very well correlated to the variation in DIBL, especially if the transistors are biased at around 100-200mV gate-overdrive. We observe that this correlation becomes stronger as the channel length increases. We propose a sub-circuit based approach to model DIBL variation in the corner models. This method provides accurate variability estimates of gm, Rout in the compact models for 65nm and 45nm technologies.
Journal: TechConnect Briefs
Volume: 3, Nanotechnology 2008: Microsystems, Photonics, Sensors, Fluidics, Modeling, and Simulation – Technical Proceedings of the 2008 NSTI Nanotechnology Conference and Trade Show, Volume 3
Published: June 1, 2008
Pages: 822 - 824
Industry sector: Sensors, MEMS, Electronics
Topic: Compact Modeling
ISBN: 978-1-4200-8505-1