Impact of Multi-Trap Assisted Tunneling on Gate Leakage of CMOS Memory Devices
In this work a new approach for modeling gate leakage currents for memory cells which are highly degraded is proposed. In thicker dielectrics which are subject to high field stress and can therefore have a [...]