Scalability and High Frequency Extensions of the Vector Potential Equivalent Circuit (VPEC)

, , , ,
,

Keywords: , ,

We present a complete modeling technique for inductive parasitics, based on the vector potential equivalent circuit (VPEC) topology. Novel algorithms for layout extraction and sparsification are introduced. Examples are discussed in terms of CPU time, accuracy, and model complexity. Finally, extensions for high frequency applications are presented, including models for skin effect and full wave simulation.

PDF of paper:


Journal: TechConnect Briefs
Volume: 2, Technical Proceedings of the 2004 NSTI Nanotechnology Conference and Trade Show, Volume 2
Published: March 7, 2004
Pages: 199 - 202
Industry sector: Sensors, MEMS, Electronics
Topics: Nanoelectronics
ISBN: 0-9728422-8-4