Modeling of FET Flicker Noise and Impact of Technology Scaling

, , , , , ,

Keywords: , , ,

Ongoing scaling of device dimensions, including the introduction of new channel materials and device structures, as well as the incorporation of novel gate-stack materials, has major implications on noise performance metrics. In particular, flicker noise is intrinsically related to the interface properties and expected to be impacted by those new technology choices. This paper is aimed to address fundamental issues of flicker noise, including technology dependencies, with developed advanced TCAD capabilities. The implication of these simulations is also projected in terms of compact models. From TCAD perspective, the device-level numerical analysis of flicker noise in FETs is achieved by implementing the Impedance Field Method and tunneling-based non-local charge trapping/de-trapping. This physical approach is capable of simulating flicker noise in regimes both at sub-threshold and above threshold. Detailed numerical analysis is conducted for both high-k devices with hafnium-based gate dielectrics and hetero-structure MOS transistors incorporating buried SiGe channels. The effects of trap energetic/spatial distribution, non-uniform channel doping and hetero-structures are investigated. In addition, the TCAD modeling provides insight into the improvement of flicker noise compact models for devices in advanced technologies.

PDF of paper:

Journal: TechConnect Briefs
Volume: 3, Technical Proceedings of the 2007 NSTI Nanotechnology Conference and Trade Show, Volume 3
Published: May 20, 2007
Pages: 548 - 553
Industry sector: Sensors, MEMS, Electronics
Topic: Compact Modeling
ISBN: 1-4200-6184-4