A Nanocore/CMOS Hybrid System-on-Package (SoP) Architecture for Future Nanoelectronic Systems

, , ,

Keywords: , ,

We propose Autonomous Error-Tolerant (AET) cellular network based architecture for future nano-electronic systems. Each AET cell consists of a nano-core, dedicated for local computing, CMOS cell-peripherals, responsible for cell I/O and System-level tasks, and their interface circuits. Since nano-devices are lack of significant voltage gain and the nano-interconnetcs are highly resistive, driving signals for a long distance is hard to achieve. Apart from these, fabricating nano-interconnects need high precise patterning technologies. So, we propose, for inter-cellular communication, CMOS interconnects in 45 nm feature size, with a sufficient bandwidth as required.

PDF of paper:

Journal: TechConnect Briefs
Volume: 3, Technical Proceedings of the 2005 NSTI Nanotechnology Conference and Trade Show, Volume 3
Published: May 8, 2005
Pages: 157 - 160
Industry sectors: Advanced Materials & Manufacturing | Sensors, MEMS, Electronics
Topics: Carbon Nano Structures & Devices, Nanoelectronics
ISBN: 0-9767985-2-2