Extraction of Coupled RLC Network from Multi-level Interconnects for Full Chip Simulation
In this paper, an approach is proposed for extracting coupled RLC network from multi-level interconnects. The proposed approach starts with a step of partitioning the layout of the full-chip under consideration into several sub-layouts, followed [...]