Atomistic Process and Simulation in the Regime of sub-50nm Gate Length
In this paper, we report an atomistic simulation approach for sub-50nm gate length FETs. The proposed atomistic approach consists of the coupling the molecular dynamics (MD) simulations of the collision cascades for ion implantation process [...]