Investigation of the Mechanism of Floating Node Assisted CMOS Latch-Up
A new phenomenon of floating node assisted CMOS latch-up is experimentally observed and investigated using TCAD simulation. Using test structures having parasitic bipolar transistors and an electrically floating N+ diffusion node located at various distances [...]