Modeling of On-Chip Simultaneous Swithcing Noise in VDSM CMOS Circuits
On-chip simultaneous switching noise (SSN) has become an important issue in the design of power distribution networks in current VLSI/ULSI circuits. An analytical expression characterizing the simultaneous switching noise voltage is presented here based on [...]