Scalability and High Frequency Extensions of the Vector Potential Equivalent Circuit (VPEC)
We present a complete modeling technique for inductive parasitics, based on the vector potential equivalent circuit (VPEC) topology. Novel algorithms for layout extraction and sparsification are introduced. Examples are discussed in terms of CPU time, [...]