Authors: Zuniga C.

An interconnect delay begins to dominate total device delay time and consequently, operation rate at sub-micron (