RLC Reduction Scheme for Modeling Interconnection Line Delay in nano-CMOS Circuits
In this paper we propose a realizable RLC-in-RLC-out technique to reduce parasitic parameters. The proposed technique is an efficient MOR (Model Order Reduction) method, which makes it possible to control the rise and delay time [...]