Impact of Gate-Induced-Drain-Leakage current modeling on circuit simulations in 45nm SOI technology and beyond
Gate Induced Drain Leakage (GIDL) current is one of the most important leakage components in Silicon-on-Insulator (SOI) MOSFET devices. The effect of GIDL current reported before mainly focused on device characteristics in the OFF-state or [...]