Full-chip Process Simulation for Silicon DRC
We have developed fast IC process simulation technique based on an empirical resist and etch models to compute the silicon image of designs as large as a full ULSI chip. The simulated silicon image is [...]