Authors: Senegor R.

Continuous downward scaling in silicon integrated circuit technology into the sub-20 nm regime has created critical challenges in chip manufacturing, among them, reliability and performance of on-chip interconnects [1]. Current interconnect materials, Cu and W, [...]