

# Simulation of Breakdown Characteristics of AlGaIn/GaN HEMTs with Double Passivation Layers

K. Nakano, H. Hanawa, and K. Horio

Faculty of Systems Engineering, Shibaura Institute of Technology  
307 Fukasaku, Minuma-ku, Saitama 337-8570, Japan, horio@sic.shibaura-it.ac.jp

## ABSTRACT

Two-dimensional analysis of off-state drain current-drain voltage characteristics in AlGaIn/GaN high electron mobility transistors is performed; where two cases with a single passivation layer (SiN or high- $k$  dielectric) and double passivation layers (SiN and high- $k$  dielectric) are compared. It is shown that in the case of double passivation layers, the breakdown voltage is enhanced significantly as compared to the case of SiN single passivation layer when comparing at the same insulator thickness. This is because the electric field around the drain edge of gate is weakened. However, it is lowered remarkably as compared to the case with a high- $k$  single passivation layer even if the first SiN layer is rather thin. Also, in the case of double passivation layers, the breakdown voltage is shown to become close to the case with high- $k$  passivation layer when the relative permittivity of the second passivation layer becomes high and the SiN layer is thin.

**Keywords:** GaN, HEMT, breakdown voltage, high- $k$  passivation layer

## 1 INTRODUCTION

Because of the superior material properties of GaN, AlGaIn/GaN high electron mobility transistors (HEMTs) have a great potential for high-power microwave devices and high-power switching devices [1, 2]. It is known that introducing a field plate improves the power characteristics of AlGaIn/GaN HEMTs as well as GaAs-based devices [3-5]. This is because the field plate can reduce so-called current collapse [6, 7], and also increase the breakdown voltage [8-10]. The increase in breakdown voltage occurs because the electric field at the drain edge of gate is weakened by introducing the field plate. However, the field plate should increase a parasitic capacitance, resulting in degrading the high frequency characteristics.

To increase the breakdown voltage, the introduction of passivation layer with high permittivity is also considered [11-13]. In fact, introducing a high- $k$  material can smooth electric field profiles between gate and drain [11]. As in Si MOSFETs, the high- $k$  material is investigated as a gate insulator in AlGaIn/GaN MISHEMTs [14-16]. In the AlGaIn/GaN MISHEMTs, HfO<sub>2</sub> (relative permittivity  $\sim 20$ ), La<sub>2</sub>O<sub>3</sub> ( $\sim 27$ ), LaLuO<sub>3</sub> ( $\sim 28$ ) and TiO<sub>2</sub> ( $\sim 55$ ) etc. are investigated [14-16]. In our previous works [12, 13], the




Figure 1: Device structures analyzed in this study. (a) Double passivation layers, (b) single passivation layer.

high- $k$  dielectric was considered only as a passivation layer, and we calculated off-state breakdown characteristics in AlGaIn/GaN HEMTs as a parameter of relative permittivity of the passivation layer  $\epsilon_r$ . As a result, it was shown that the breakdown voltage increased as  $\epsilon_r$  increased. This was an interesting result. But, when the high- $k$  materials are used, the structure should have high interface-state densities which may lead to the degradation of device performance due to the trapping effects. Therefore, in this work, we propose a structure with double passivation layers having a thin SiN layer with low interface-state densities and a relatively thick high- $k$  dielectric layer. Then, we study whether the breakdown voltage is enhanced in this structure.

## 2 PHYSICAL MODEL

Fig.1(a) shows a device structure with double passivation layers analyzed here. For comparison, a structure with a single passivation layer (Fig.1(b)) is also analyzed. The gate length  $L_G$  is and the gate-to-drain distance  $L_{GD}$  are  $0.3 \mu\text{m}$  and  $1.5 \mu\text{m}$ , respectively. The thickness of first SiN layer  $d_1$ , the second layer's thickness

$d_2$ , and its relative permittivity  $\epsilon_{r2}$  are varied as parameters. In a semi-insulating buffer layer, we consider a shallow donor, a deep donor, and a deep acceptor [17-19]. As an energy level of the deep acceptor, we consider  $E_C - 2.85$  eV ( $E_V + 0.6$  eV). For impurity compensation, we consider the deep donor whose energy level is  $E_C - 0.5$  eV. The deep-acceptor density  $N_{DA}$  is set rather high of  $10^{17}$  cm $^{-3}$ . Basic equations are Poisson's equation and continuity equations for electrons and holes [10, 20, 21], and these are solved numerically.

### 3 RESULTS AND DISCUSSIONS

Figs.2(a) and (b) show a comparison of calculated drain current  $I_D$  – drain voltage  $V_D$  curves of AlGaIn/GaN HEMTs with (a) a single passivation layer (SiN;  $\epsilon_r = 7$ ) and (b) double passivation layers having a high- $k$  dielectric ( $\epsilon_{r2} = 20$ ). Here,  $d_1 = 0.01$   $\mu\text{m}$  and  $d_2$  is varied. The gate voltage is  $-8$  V. The threshold voltages are about  $-6$  V, and hence these are off-state breakdown characteristics. As seen in Fig.2(a), in the case of a single passivation layer (SiN), the drain current increases suddenly, resulting in the breakdown. This occurs due to impact ionization of carriers in this case. Also, in the case with double passivation layers, the drain current increases suddenly when  $d_2$  is relatively thin. However, as  $d_2$  becomes thick, the drain current becomes to increase gradually and the onset voltage for current rise increases. Then, the drain current reaches a critical value (1 mA/mm) before the abrupt increase in the drain current. In this case, the buffer leakage current determines the breakdown voltage. This higher breakdown voltage is because the electric field at the drain edge of gate is reduced in the case with double passivation layers having a high- $k$  dielectric, as described below.

Fig.3 shows a comparison of electric field profiles along the AlGaIn/GaN heterojunction interface between the two cases with (a) single passivation layer (SiN,  $d = 0.2$   $\mu\text{m}$ ) and (b) double passivation layers, where  $d_1 = 0.01$   $\mu\text{m}$  and  $d_2 = 0.19$   $\mu\text{m}$ . In the case of single passivation layer (SiN;  $\epsilon_r = 7$ ), the increase in the drain voltage is entirely applied along the drain edge of gate, leading to breakdown around  $V_D = 103$  V. On the other hand, in the case of double passivation layers having a high- $k$  dielectric ( $\epsilon_{r2} = 20$ ), the electric field around the drain edge of gate is weakened, as seen in Fig.3(b) and the peak is around 2.2 MV/cm at  $V_D = 100$  V. As the drain voltage becomes higher, the high electric field region extends toward the drain, and the electric field at the gate edge of drain becomes high at  $V_D = 200$  V. Finally, the peak of electric field at the drain edge of gate becomes  $\sim 3$  MV/cm at  $V_D = 288$  V. This voltage corresponds to the breakdown voltage. Therefore, the breakdown voltage becomes higher in the case of double passivation layers having a high- $k$  dielectric.

Fig.4 shows the breakdown voltage  $V_{br}$  versus insulator thickness ( $d$  or  $d_1 + d_2$ ) relationships as a parameter of  $d_1$ .




Figure 2: Calculated off-state  $I_D$ - $V_D$  curves. (a) Single passivation layer ( $\epsilon_r = 7$ ), (b) double passivation layers ( $\epsilon_{r2} = 20$ ).




Figure 3: Electric field profiles along the heterojunction interface. (a) Single passivation layer ( $\epsilon_r = 7$ ), (b) double passivation layers ( $\epsilon_{r2} = 20$ ).




Figure 4: Breakdown voltage versus insulator thickness curves as a parameter of SiN layer thickness  $d_1$ .  $\epsilon_r = 20$ .




Figure 5: Electric field profiles along the heterojunction interface.  $d_1 = 0.1 \mu\text{m}$  and  $d_2 = 0.4 \mu\text{m}$ .  $\epsilon_r = 20$ .

Here, the breakdown voltage is defined as a drain voltage where the drain current becomes 1 mA/mm. It is clearly seen that  $V_{br}$  is higher when  $d_1$  is thinner. But, even if  $d_1$  is  $0.01 \mu\text{m}$  and  $d_2 = 0.09 \mu\text{m}$ ,  $V_{br}$  becomes lower by about 40% than that for single passivation layer with  $\epsilon_r = 20$ , although it becomes close to the value for  $\epsilon_r = 20$  as  $d_2$  becomes thick. Then, when  $d_1$  is thick ( $0.1 \mu\text{m}$ ),  $V_{br}$  becomes very low even if  $d_2$  becomes thicker. This is because, as shown in Fig.5 where  $d_1 = 0.1 \mu\text{m}$  and  $d_2 = 0.4 \mu\text{m}$ , the electric field at the drain edge of the gate is not so reduced. Therefore, to achieve the high breakdown voltage in the case with double passivation layers, it is necessary to set  $d_1$  as thin as possible.

We next calculate a case when the relative permittivity of second passivation layer  $\epsilon_r$  is varied. Fig.6 shows calculated  $I_D$ - $V_D$  characteristics of AlGaIn/GaN HEMTs with double passivation layers as a parameter of  $\epsilon_r$ . Here,  $d_1 = 0.01 \mu\text{m}$  and  $d_2 = 0.09 \mu\text{m}$ , and so the insulator is not so thick. It is seen that although the drain current increases suddenly at relatively low voltages when  $\epsilon_r$  is low, as is similar to the case of single passivation layer (SiN), the drain current becomes to increase gradually and reach 1 mA/mm when  $\epsilon_r$  is greater than 30. In these cases, the breakdown voltage is determined by the bufferleakage current. Fig.7 shows the breakdown voltage versus  $\epsilon_r$  curve,




Figure 6: Calculated off-state  $I_D$ - $V_D$  curves as a parameter of second layer's relative permittivity  $\epsilon_r$ .  $d_1 = 0.01 \mu\text{m}$  and  $d_2 = 0.09 \mu\text{m}$ .




Figure 7: Breakdown voltage versus second layer's relative permittivity  $\epsilon_r$  curves as a parameter of  $d_1$ , where  $d_1 + d_2 = 0.1 \mu\text{m}$ . The dotted line shows the case of single passivation layer with  $d = 0.1 \mu\text{m}$ .

with  $d_1$  as a parameter. Here,  $d_1 + d_2 = 0.1 \mu\text{m}$ . For reference the case with single passivation layer ( $d = 0.1 \mu\text{m}$ ) is also shown. When  $\epsilon_r$  becomes high, the breakdown voltage becomes higher. This is because the electric field at the drain edge of gate becomes lower for higher  $\epsilon_r$ . When  $d_1 = 0.01 \mu\text{m}$  and  $0.02 \mu\text{m}$ , the breakdown voltage become close to the case with single passivation layer with high permittivity. But, when  $d_1 = 0.05 \mu\text{m}$  and  $d_2 = 0.05 \mu\text{m}$ , the breakdown voltage remains relatively low even if  $\epsilon_r$  becomes 60. Therefore, to achieve a high breakdown voltage, the first SiN thickness should be made as thin as possible.

## 4 CONCLUSION

In summary, we have made a two-dimensional numerical analysis of off-state breakdown characteristics in AlGaIn/GaN HEMTs, where two cases with a single passivation layer (SiN or high- $k$  dielectric) and double passivation layers (SiN and relatively thick high- $k$  dielectric) are considered. It has been shown that in the case of double passivation layers, the breakdown voltage is enhanced significantly as compared to the case of SiN

single passivation layer when comparing at the same insulator thickness. This is because the electric field around the drain edge of gate is weakened. However in the case with relatively thin second layer, the breakdown voltage is lowered remarkably as compared to the case with a high- $k$  single passivation layer even if the first SiN layer is rather thin. Also, in the case of double passivation layers, the breakdown voltage has been shown to become close to the case with high- $k$  single passivation layer when the relative permittivity of the second passivation layer becomes high and the SiN layer is relatively thin.

## REFERENCES

- [1] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers", Proc. IEEE, vol.96, pp.287-305, 2008.
- [2] N. Ikeda, Y. Niiyama, H. Kambayashi, Y. Sato, T. Nomura, S. Kato, and S. Yoshida, "GaN power transistors on Si substrates for switching applications", Proc. IEEE, vol.98, pp.1151-1161, 2010.
- [3] A. Wakejima, K. Ota, K. Matsunaga, and M. Kuzuhara, "A GaAs-based field-modulating plate HFET with improved WCDMA peak-output-power characteristics", IEEE Trans. Electron Devices, vol.50, pp.1983-1987, Sep. 2003
- [4] Y.-F. Wu, A. Saxler, M. Moore, R. P. Smith, S. Sheppard, P. M. Chavarkar, T. Wisleder, U. K. Mishra, and P. Parikh, "30-W/mm GaN HEMTs by field plate optimization", IEEE Electron Device Lett., vol.25, pp.117-119, 2004.
- [5] Y. Hao, L. Yang, X. Ma, J. Ma, M. Cao, C. Pan, C. Wang, and I. Zhang, "High-performance microwave gate-recessed AlGaIn/GaN MOS-HEMT with 73% power-added efficiency", IEEE Electron Device Lett., vol.32, pp.626-628, 2011.
- [6] K. Horio, A. Nakajima, and K. Itagaki, "Analysis of field-plate effects on buffer-related lag phenomena and current collapse in GaN MESFETs and AlGaIn/GaN HEMTs", Semicond. Sci. Technol., vol.24, pp.085022-1-085022-7, 2009.
- [7] K. Horio, T. Tanaka, K. Itagaki and A. Nakajima, "Two-dimensional analysis of field-plate effects on surface state-related current transients and power slump in GaAs FETs", IEEE Trans. Electron Devices, vol.58, pp. 698-703, 2011.
- [8] S. Karmalkar and U. K. Mishra, "Enhancement of breakdown voltage in AlGaIn/GaN high electron mobility transistors using a field plate", IEEE Trans. Electron Devices, vol.48, pp.1515-1521, 2001.
- [9] E. Bahat-Treidel, O. Hilt, F. Brunner, V. Sidorov, J. Würfl, and G. Tränkle, "AlGaIn/GaN/AlGaIn DH-HEMTs breakdown voltage enhancement using multiple gating field plates (MGFPs)", IEEE Trans. Electron Devices, vol.57, pp.1208-1216, 2010.
- [10] H. Onodera and K. Horio, "Analysis of buffer-impurity and field-plate effects on breakdown characteristics in small sized AlGaIn/GaN high electron mobility transistors", Semicond. Sci. Technol., vol.27, pp.085016-1-085016-6, 2012.
- [11] Q. Luo and Q. Yu, "Electric field modulation by introducing a  $HK$  dielectric film of tens of nanometers in AlGaIn/GaN HEMT", Nanosci. Nanotechnol. Lett., vol.4, pp.936-939, 2012.
- [12] H. Hanawa and K. Horio, "Increase in breakdown voltage of AlGaIn/GaN HEMTs with a high- $k$  dielectric layer", Phys. Status Solidi A, vol.211, pp.784-787, 2014.
- [13] H. Hanawa, H. Onodera, A. Nakajima, and K. Horio, "Numerical analysis of breakdown voltage enhancement in AlGaIn/GaN HEMTs with a high- $k$  passivation layer", IEEE Trans. Electron Devices, vol.61, pp.769-775, 2014.
- [14] C. Liu, E. F. Chor, and L. S. Tan, "Enhanced device performance of AlGaIn/GaN HEMTs using HfO<sub>2</sub> high- $k$  dielectric for surface passivation and gate oxide", Semicond. Sci. Technol., vol.22, pp.522-527, 2007.
- [15] S. Yang, S.Huang, H. Chen, C. Zhou, Q. Zhou, M. Schnee, Q. Zhao, J. Schubert, and K. J. Chen, "AlGaIn/GaN MISHEMTs with high- $k$  LaLuO<sub>3</sub> gate dielectric", IEEE Electron Device Lett., vol.33, pp.979-981, 2012.
- [16] C.-S. Lee, W.-C. Hsu, B.-Y. Chpu, H.-Y. Liu, C.-L. Yang, W.-C. Sun, S.-Y. Wei, S.-M. Yu, and C.-L. Wu, "Investigation of TiO<sub>2</sub>-AlGaIn/GaN/Si-passivated HFETs and MOS-HFETs using ultrasonic spray pyrolysis deposition", IEEE Trans. Electron Devoces, vol.62, pp.1460-1466, 2015.
- [17] K. Horio, K. Yonemoto, H. Takayanagi, and H. Nakano, "Physics-based simulation of buffer-trapping effects on slow current transients and current collapse in GaN field effect transistors", J. Appl. Phys., vol.98, pp.124502-1-124502-7, 2005.
- [18] K. Horio and A. Nakajima, "Physical mechanism of buffer-related current transients and current slump in AlGaIn/GaN high electron mobility transistors", Jpn. J. Appl. Phys., vol.47, pp.3428-3433, 2008.
- [19] K. Horio, H. Onodera, and A. Nakajima, "Analysis of backside-electrode and gate-field-plate effects on buffer-related current collapse in AlGaIn/GaN high electron mobility transistors", J. Appl. Phys., vol.109, pp.114508-1-114508-7, 2011.
- [20] K. Horio and A. Wakabayashi, "Numerical analysis of surface-state effects on kink phenomena of GaAs MESFETs", IEEE Trans. Electron Devices, vol.47, pp.2270-2276, 2000.
- [21] Y. Mitani, D. Kasai and K. Horio, "Analysis of surface-state and impact-ionization effects on breakdown characteristics and gate-lag phenomena in narrowly-recessed-gate GaAs FETs", IEEE Trans. Electron Devices, vol.50, pp.285-291, 2003.