

# Analysis of Small Signal Behaviour of Transparent Gate Recessed Channel (TGRC) MOSFET for High Frequency/RF Applications

Ajay Kumar<sup>1</sup>, Neha Gupta<sup>2</sup> and Rishu Chaujar<sup>3</sup>

Microelectronics Research Lab, Department of Engineering Physics,  
Delhi Technological University, Bawana Road, Delhi-110042, India  
ajaydtu@gmail.com<sup>1</sup>  
nehagupta\_dtu@yahoo.com<sup>2</sup>  
rishu.phy@dce.edu<sup>3</sup>

## ABSTRACT

In this paper, small signal behavior have been investigated for Transparent Gate Recessed Channel (TGRC) MOSFET in terms of Y-parameters and Z-parameters, the results are compared with Conventional Recessed Channel (CRC) MOSFET at THz frequency range, using ATLAS device simulator. Small-signal Y-parameters and Z-parameters are commonly employed for those networks which are operating at RF and microwave frequencies, where admittances are more easily computed in compared to voltages and currents. Since, at high frequency it is very difficult to estimate current and voltages.

**Keywords:** CRC-MOSFET, cut-off frequency, ITO, RF, TGRC-MOSFET, Y-parameter, Z-parameter.

## 1. INTRODUCTION


In the era of sub -100 nm dimensions, continuing scaling of conventional MOSFETs is done to advance opportunities for further high speed and low power applications. Highly scaled MOSFETs achieved cut-off frequencies in several THz range making CMOS technology appropriate for RF application and wireless communications [1-4]. In the conventional MOSFET, as the channel length reduces, the gate control over the channel gets reduced due to the increased source/drain capacitances [5]. However, with scaling down the device dimensions, the so-called SCEs arises such as mobility degradation, hot carrier effects, drain induced barrier lowering, parasitic capacitances etc. making the scaled devices inapt for RF/ wireless applications [6].

In TGRC-MOSFET, the metal gate is replaced by a transparent conducting oxide [7-8] called indium tin oxide (ITO). ITO is a solid solution of indium oxide ( $\text{In}_2\text{O}_3$ ) and tin oxide ( $\text{SnO}_2$ ). It is transparent and colourless in thin layers. Moreover, due to the increased demand for high-speed electronics products, the accurate modeling of the small signal behaviour at high frequencies (HF) is necessary in microwave circuits and systems [9].

All simulations have been performed using ATLAS and DEVEDIT 3D device simulator [10]. For the simulations authors adopted physical models accounting for the electric

field-dependent and concentration-dependent carrier mobilities, Shockley-Read-Hall recombination/generation with doping dependent carrier lifetime, inversion layer Lombardi CVT mobility model, wherein concentration-dependent mobility, high field saturation model are all included [10]. To incorporate all non-local effects, we have adopted the hydrodynamic energy transport model and are more accurate than drift-diffusion method.

## 2. DEVICE STRUCTURE AND METHODOLOGY



1 (a)

Fig.1(a) Schematic structure of TGRC-MOSFET.

Fig. 1(a-b) shows the simulated 3D device structure of TGRC-MOSFET and 2-D meshed structure of TGRC-MOSFET respectively. All simulations have been performed using ATLAS and DEVEDIT 3D device simulator. The Source/Drain region is highly doped with n-type impurity of  $1 \times 10^{19} \text{ cm}^{-3}$ . While substrate is doped with a p-type impurity of  $1 \times 10^{17} \text{ cm}^{-3}$  and  $t_{\text{ox}}$  thick oxide layer of 2.0 nm is embodied in it as shown in Fig.1. In order to fairly analyze the device performances, both the devices are optimized to have the same threshold voltage, i.e., 0.4V. In this simulation all the junctions of the structure are assumed as abrupt and the biasing




Fig.1(b) 2-D Meshed structure of TGRC-MOSFET.

conditions are considered at room temperature ( $T=300\text{K}$ ) and the doping profiles are uniform. Further, two numerical techniques Gummel and Newton have been considered to obtain the solutions [10]. Negative Junction Depth (NJD) is taken 10 nm. Gate bias ( $V_{gs}$ ) is applied 0.7 V and drain bias ( $V_{ds}$ ) is applied 0.5V. Gate workfunction of TRC-MOSFET ( $\Phi_{IT0}$ ) is 4.7 eV and 4.4 for CRC-MOSFET.

### 3. RESULTS AND DISCUSSIONS

Fig. 2 (a-d) compares the real components of Y-parameters and Z-parameters of CRC-MOSFET with TGRC-MOSFET. Without any additional appropriate parameters, the Y-parameters and Z-parameters characteristics are well reproduced up to the cutoff frequency. Correct calculation of Y-parameters and Z-parameters promises the applicability for RF and very fast switching [11].  $Z_{11}$  is higher (lower  $Y_{22}$ ) at low frequency and decreases gradually as frequency is




Fig. 2(a): Y-parameters  $\text{Re}(Y_{11})$  and Z-parameters  $\text{Re}(Z_{11})$  at  $V_{gs}=0.7\text{ V}$  and  $V_{ds}=0.5\text{ V}$ .

increases while  $Z_{22}$  is higher (lower  $Y_{11}$ ) at low frequency and decreases gradually w.r.t. frequency in TGRC-MOSFET as compared to CRC-MOSFET i.e. input impedance is high and output impedance is less as shown in Fig. 2(a) and 2(d) respectively. If the input impedance of the device is high, it means the device is useful for RF application of MOSFETs [5].  $Z_{12}$  and  $Z_{21}$  (open circuit transfer impedance) parameters are also high in TGRC-MOSFET and reduce gradually when frequency is increases as shown in Fig. 2(b) and 2(c) respectively. Similarly  $Y_{12}$  and  $Y_{21}$  (short circuit transfer admittance) are enhanced in TGRC-MOSFET which leads to high input impedance as evident from Fig. 2(b) and 2(c) respectively.




Fig. 2(b): Y-parameters  $\text{Re}(Y_{12})$  and Z-parameters  $\text{Re}(Z_{12})$  at  $V_{gs}=0.7\text{ V}$  and  $V_{ds}=0.5\text{ V}$ .




Fig. 2(c): Y-parameters  $\text{Re}(Y_{21})$  and Z-parameters  $\text{Re}(Z_{21})$  at  $V_{gs}=0.7\text{ V}$  and  $V_{ds}=0.5\text{ V}$ .




Fig. 2(d): Y-parameters  $\text{Re}(Y_{22})$  and Z-parameters  $\text{Re}(Z_{22})$  at  $V_{gs}=0.7$  V and  $V_{ds}=0.5$  V.

## CONCLUSION

In this paper, small signal behavior has been investigated for Transparent Gate Recessed Channel (TGRC) MOSFET in terms of Y-parameters and Z-parameters. All the results have been compared with conventional one. All Y-parameters ( $Y_{11}$ ,  $Y_{12}$ ,  $Y_{21}$ ,  $Y_{22}$ ) and Z-parameters ( $Z_{11}$ ,  $Z_{12}$ ,  $Z_{21}$ ,  $Z_{22}$ ) shows the improved performance when a transparent conducting oxide incorporate in place of metal oxide. Here a transparent conducting oxide known as ITO is used. All simulations have been performed using ATLAS and DEVEDIT 3D device simulator. . Scaling of MOSFETs achieved cut-off frequencies in several THz range making CMOS technology suitable for RF application and wireless communications.

## REFERENCES

- [1] M. Saito, M. Ono, R. Fujimoto, H. Tanimoto, H. Nobuyuki, T. Yoshitomi. "0.15- $\mu$ m RF CMOS technology compatible with logic CMOS for low-voltage operation". IEEE Trans Electron. Vol.45, pp.737-42, 1998.
- [2] L.E. Larson. "Silicon technology tradeoffs for radio-frequency/mixed-signal system-on-a-chip". IEEE Trans Electron. Vol.50, pp.683-99, 2003.
- [3] V. Kilchyska, A. Neve, L. Vancaillie, D. Levacq, S. Adriaensen, H.V. Meer, K.D. Meyer, C. Raynaud, M. Dehan, J.P. Raskin, D. Flandre. "Influence of device engineering on the analog and RF performances of SOI MOSFETs". IEEE Trans Electron. Vol.50, pp.577-88, 2003.
- [4] J.Y. Yang, K. Benaissa, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhao, S.P. Tang, N. Mahalingam, S. Ashburn, P. Madhani,

- T. Blythe, H. Shichijo, "0.1  $\mu$ m RFCMOS on high resistivity. Substrate for system on chip (SOC) applications". IEDM Technol, pp.667-70, 2002.
- [5] R. Murali, J.D. Meindle, "Modeling the effect of source/drain junction depth on bulk-MOSFET scaling", Solid-State Electronics. Vol.51, pp.569-574, 2004.
- [6] Q. (Brian) Chen. "Compact Modeling of Multi-Gate MOSFETs for RF Designs", IEEE International Wireless Symposium. 2013.
- [7] V. Kylchyska, A. Neve, L. Vancaillie, D. Levacq, S. Adriaensen, H. Van Meer, K. DeMeyer, C. Raynaud, M. Dehan, J. P. Ruskin, and D. Flandre. "Influence of Device Engineering on the Analog and RF Performances of SOI MOSFETs". IEEE Trans Electron Device. 50, 577-588.
- [8] J. Y. Yang et al. "0.1  $\mu$ m RFCMOS on high resistivity. Substrate for system on chip (SOC) applications" IEDM Technol Dig 2002:667-70, 2003.
- [9] C.H. Doan, S. Emami, A.M. Niknejad, R.W. Brodersen, "Millimeter-wave CMOS design", IEEE J Solid-State Circuits, vol. 40, pp. 144-5, 2005.
- [10] ATLAS Device Simulator, SILVACO International 2011.
- [11] S. Cho, K. R. Kim, B. G. Park, I. M. Kang, "RF Performance and Small-Signal Parameter Extraction of Junctionless Silicon Nanowire MOSFETs" IEEE Transactions on Electron Devices, vol. 58, no. 5, pp. 1388-1396, May 2011.