

# Simulation of Removal of Surface-State-Related Lag and Current Slump in GaAs FETs

H. Hafiz, M. Kumeno and K. Horio

Faculty of Systems Engineering, Shibaura Institute of Technology  
307 Fukasaku, Minuma-ku, Saitama 337-8570, Japan, horio@sic.shibaura-it.ac.jp

## ABSTRACT

Two-dimensional transient analysis of field-plate GaAs MESFETs is performed by considering surface states in the region from the gate toward the drain. Quasi-pulsed current-voltage curves are derived from the transient characteristics. It is shown that drain lag and current slump due to surface states are reduced by introducing a field plate longer than the surface-state region. Dependence of lag phenomena and current slump on field-plate length and SiO<sub>2</sub> passivation layer thickness is also studied, indicating that the lags and current slump can be completely removed in some cases.

**Keywords:** GaAs FET, current slump, surface state, drain lag, gate lag

## 1 INTRODUCTION

In compound semiconductor FETs, slow current transients are often observed even if the drain voltage or the gate voltage is changed abruptly [1,2]. This is called drain lag or gate lag, and undesirable for circuit applications. Slow transients indicate that dc and RF current-voltage ( $I$ - $V$ ) curves become quite different, resulting in lower RF power available than that expected from dc operation [3]. This is called current slump. These phenomena occur due to surface states and/or bulk traps [1-5]. Experimentally, the introduction of field plate like Fig.1 is shown to reduce the lags and current slump [3,6,7]. However, few simulation studies on field-plate structures have been made, although GaN-based FETs with bulk traps are studied [8]. In previous works [9,10], we made two-dimensional simulation of field-plate GaAs MESFETs including surface states, and found that surface-related lags and current slump can be reduced by introducing a field plate. In this work, we have further studied the field-plate effects and found that in some cases surface-state-related lags and current slump could be completely removed.

## 2 PHYSICAL MODELS

Figure 1 shows a device structure analyzed in this study. The gate length  $L_G$  is typically set to 0.3  $\mu\text{m}$ . The gate electrode extends on to SiO<sub>2</sub> passivation layer. This is called a field plate. The field-plate length  $L_{FP}$  is varied as a




Figure 1: Device structure analyzed in this study.

parameter. The thickness of SiO<sub>2</sub> layer  $d$  is also varied. Relatively high densities of surface states are considered only at the drain edge of the gate region. This situation can occur after the device has been stressed or due to device degradation. Here the length of surface-state region  $L_S$  is set to 0.4  $\mu\text{m}$  from the gate edge toward the drain. As a surface-state model, we adopt Spicer's unified defect model, and assume that the surface states consist of a pair of a deep donor and a deep acceptor. The surface states are assumed to distribute uniformly within 5  $\text{\AA}$  from the surface, and their densities ( $N_{SD}$ ,  $N_{DA}$ ) are typically set to  $6 \times 10^{19} \text{ cm}^{-3}$  ( $3 \times 10^{12} \text{ cm}^{-2}$ ). As for their energy levels, the following case based on experiments is considered as in a previous work [11]:  $E_{SD} = 0.87 \text{ eV}$ ,  $E_{SA} = 0.7 \text{ eV}$ , where  $E_{SD}$  is the energy difference between the bottom of conduction band and the deep donor's energy level, and  $E_{SA}$  is the energy difference between the deep acceptor's energy level and the top of valence band. In this case, the deep-acceptor surface state mainly determines the surface Fermi level, and it acts as a hole trap.

Basic equations to be solved are Poisson's equation including ionized deep-level terms, continuity equations for electrons and holes which include carrier loss rates via the deep levels, and rate equations for the deep levels [10-12]. These are expressed as follows.

1) Poisson's equation

$$\nabla^2 \psi = -\frac{q}{\epsilon} (p - n + N_D + N_{Di} + N_{SD}^+ - N_{SA}^-) \quad (1)$$

2) Continuity equations for electrons and holes

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \cdot J_n - (R_{n,SD} + R_{n,SA}) \quad (2)$$

$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla \cdot J_p - (R_{p,SD} + R_{p,SA}) \quad (3)$$

where

$$R_{n,SD} = C_{n,SD} N_{SD}^+ n - e_{n,SD} (N_{SD} - N_{SD}^+) \quad (4)$$

$$R_{n,SA} = C_{n,SA} (N_{SA} - N_{SA}^-) n - e_{n,SA} N_{SA}^- \quad (5)$$

$$R_{p,SD} = C_{p,SD} (N_{SD} - N_{SD}^+) p - e_{p,SD} N_{SD}^+ \quad (6)$$

$$R_{p,SA} = C_{p,SA} N_{SA}^- p - e_{p,SA} (N_{SA} - N_{SA}^-) \quad (7)$$

3) Rate equations for the deep levels

$$\frac{\partial}{\partial t} (N_{SD} - N_{SD}^+) = R_{n,SD} - R_{p,SD} \quad (8)$$

$$\frac{\partial}{\partial t} N_{SA}^- = R_{n,SA} - R_{p,SA} \quad (9)$$

where  $N_{SD}^+$  and  $N_{SA}^-$  are ionized densities of surface deep donors and surface deep acceptors, respectively.  $C_n$  and  $C_p$  are electron and hole capture coefficients of the deep levels, respectively,  $e_n$  and  $e_p$  are electron and hole emission rates of the deep levels, respectively, and the subscript (SD, SA) represents the corresponding deep level.

These equations are put into discrete forms and are solved numerically. We have calculated the drain-current responses when the drain voltage  $V_D$  (and the gate voltage  $V_G$ ) is changed abruptly.

### 3 SLOW CURRENT TRANSIENTS (DRAIN LAG)

Figure 2 shows calculated drain-current responses of GaAs MESFETs considering surface states when  $V_D$  is lowered abruptly from 10 V to  $V_{Dfin}$ , where  $V_G$  is kept constant at 0 V. Here, the surface-state density is  $3 \times 10^{12} \text{ cm}^{-2}$ , and the surface-state length  $L_S$  is  $0.4 \mu\text{m}$ . Fig.2(a) shows a case without a field plate, and Fig.2(b) shows a case with a field plate ( $L_{FP} = 1 \mu\text{m}$ ). The thickness of  $\text{SiO}_2$  layer  $d$  is  $0.1 \mu\text{m}$ . In both cases, the drain current  $I_D$  remains at a low value for some periods ( $10^{-10} - 10^{-1}$  s) and begins to increase slowly, showing drain lag behavior. It is understood that the drain current begins to increase when the deep-acceptor surface states begin to capture holes [12] or emit electrons. It is clearly seen that the change of drain current is smaller for the case with a field plate when comparing for the same  $V_{Dfin}$ , indicating that the drain lag is smaller for the field-plate structure. Without a field plate, a barrier for electrons is formed at the gate-to-drain region during the transients [10], and hence  $I_D$  becomes very low. On the other hand, with a field plate, the potential under the field plate is almost flat and a small barrier is seen at the field-plate edge, and hence  $I_D$  becomes larger, resulting in




Figure 2: Calculated drain-current responses of GaAs MESFETs when  $V_D$  is lowered abruptly from 10 V to  $V_{Dfin}$  and  $V_G$  is kept constant at 0 V.  $d = 0.1 \mu\text{m}$ .  $N_S = 3 \times 10^{12} \text{ cm}^{-2}$  and the surface-state layer length  $L_S$  is  $0.4 \mu\text{m}$ . (a) Without field plate, (b) with field plate ( $L_{FP} = 1 \mu\text{m}$ ).

smaller drain lag.

### 4 PULSED $I$ - $V$ CURVES AND CURRENT SLUMP

Next, we have calculated a case when  $V_G$  is also changed from an off point.  $V_G$  is changed from the threshold voltage  $V_{th}$  to 0 V, and  $V_D$  is lowered from 10 V to  $V_{Don}$  (on-state drain voltage).  $V_{th}$  is defined here as a gate voltage where the drain current  $I_D$  becomes  $5 \times 10^{-3} \text{ A/cm}$ . The characteristics (not shown here) become similar to those shown in Fig.2, although some transients arise when only  $V_G$  is changed (gate lag). From these turn-on characteristics, we obtain a quasi-pulsed  $I$ - $V$  curve.

In Fig.3, we plot by (x) the drain current at  $t = 10^{-8}$  sec after  $V_G$  is switched on, with  $V_{Don}$  ( $V_D$ ) as a parameter. Fig.3(a) shows the case without a field plate, and Fig.3(b) shows the case of the field-plate structure ( $L_{FP} = 1 \mu\text{m}$ ,  $d = 0.1 \mu\text{m}$ ). These curves are regarded as quasi-pulsed  $I$ - $V$  curves with pulse width of  $10^{-8}$  sec. Without a field plate,




Figure 3: Steady-state  $I-V$  curves ( $V_G = 0$  V; solid lines) and quasi-pulsed  $I-V$  curves ( $\Delta$ , x) of GaAs MESFETs.  $d = 0.1 \mu\text{m}$ .  $N_S = 3 \times 10^{12} \text{cm}^{-2}$  and  $L_S$  is  $0.4 \mu\text{m}$ . (a) Without field plate, (b) with field plate ( $L_{FP} = 1 \mu\text{m}$ ). ( $\Delta$ ): Only  $V_D$  is changed from 10 V ( $t = 10^{-8}$  s), (x):  $V_D$  is lowered from 10 V and  $V_G$  is switched on from  $V_{th}$  to 0 V ( $t = 10^{-8}$  s).

the pulsed  $I-V$  curve lies significantly lower than the steady-state  $I-V$  curve (solid line), indicating current slump and gate lag behavior. In Fig.3, we also plot another pulsed  $I-V$  curve ( $\Delta$ ), which is obtained from Fig.2 (when only  $V_D$  is changed), indicating large drain lag without a field plate. However, from Fig.3(b), we can definitely say that by introducing a field plate, the current slump and drain lag are greatly reduced, although the gate lag is not so reduced. The reduction in drain lag is contributing to reducing the current slump in this case.

## 5 FIELD-PLATE PARAMETER DEPENDENCE AND REMOVAL OF CURRENT SLUMP

We have next studied dependence of lag phenomena and current slump on the field-plate length  $L_{FP}$  and on the  $\text{SiO}_2$  layer thickness  $d$ .

Figure 4 shows drain current reduction rate  $\Delta I_D/I_D$  ( $\Delta I_D$ : current reduction,  $I_D$ : steady-state current) due to current slump, drain lag or gate lag, with  $L_{FP}$  as a parameter. Here,




Figure 4: Current reduction rate  $\Delta I_D/I_D$  due to current slump, drain lag or gate lag, with field plate length  $L_{FP}$  as a parameter.  $d = 0.1 \mu\text{m}$ .  $N_S = 3 \times 10^{12} \text{cm}^{-2}$  and  $L_S = 0.4 \mu\text{m}$ .




Figure 5: Calculated turn-on characteristics for  $L_{FP} = 1 \mu\text{m}$  and  $d = 0.01 \mu\text{m}$  when  $V_D$  is lowered abruptly from 10 V to  $V_{Don}$  and  $V_G$  is changed from  $V_{th}$  to 0 V.  $N_S = 3 \times 10^{12} \text{cm}^{-2}$  and  $L_S = 0.4 \mu\text{m}$ .

$d = 0.1 \mu\text{m}$ . The values of current slump and drain lag are taken from the case when  $V_D$  is lowered from 10 V to 2 V. Here the length of surface-state region is set to  $0.4 \mu\text{m}$  from the gate edge toward the drain. It is seen that when  $L_{FP}$  becomes longer than the length of surface-state region, the drain lag and current slump decrease. They become smaller for longer  $L_{FP}$ . However, the gate lag is not so dependent on  $L_{FP}$ .

Figure 5 shows calculated turn-on characteristics when  $L_{FP} = 1 \mu\text{m}$  and  $d$  is very thin ( $0.01 \mu\text{m}$ ). Here,  $V_D$  is lowered from 10 V to  $V_{Don}$  and  $V_G$  is changed from  $V_{th}$  to 0 V. Surprisingly, the slow current transients disappear, indicating that the lags and current slump are completely removed in this case.

Figure 6 shows current reduction rates  $\Delta I_D/I_D$  due to current slump, drain lag, or gate lag, with  $d$  as a parameter. As  $d$  becomes thin, the lags and current slump are reduced, and they are completely removed when  $d$  becomes thinner




Figure 6: Current reduction rate  $\Delta I_D/I_D$  due to current slump, drain lag or gate lag, with  $\text{SiO}_2$  layer thickness  $d$  as a parameter.  $L_{FP} = 1 \mu\text{m}$ .  $N_S = 3 \times 10^{12} \text{cm}^{-2}$  and  $L_S = 0.4 \mu\text{m}$ .

than  $0.02 \mu\text{m}$ . This may be because surface-state effects are completely masked by the field plate. When  $d$  is thin, the gate parasitic capacitance becomes a problem, but this removal of current slump is still a very interesting result.

## 6 CONCLUSION

Two-dimensional transient simulations of the field-plate GaAs MESFETs have been performed by considering surface states. Quasi-pulsed  $I$ - $V$  curves have been derived from the transient characteristics.

We have studied the case where relatively high densities of surface states exist only at the drain edge of the gate region. It has been shown that the drain lag and current slump due to surface states are reduced by introducing a field plate. The current slump has been shown to become smaller for a longer field-plate length.

It has also been shown that the lags and current slump can be completely removed when the field-plate length becomes longer than the surface-state length and the  $\text{SiO}_2$  layer becomes very thin, because in this case the surface-state effects are completely masked by the field plate.

## REFERENCES

[1] J. C. Huang, G. S. Jackson, S. Shanfield, A. Platzker, P. K. Saledas, and C. Weichert, "An AlGaAs/InGaAs pseudomorphic high electron mobility transistor with improved breakdown voltage for  $X$ - and  $Ku$ -band power applications", *IEEE Trans. Microwave Theory Tech.*, vol.41, pp.752-759, 1993.

[2] S. C. Binari, P. B. Klein, and T. E. Kazior, "Trapping effects in GaN and SiC microwave FETs", *Proc. IEEE*, vol.90, pp.1048-1058, 2002.

[3] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers", *Proc. IEEE*, vol.96, pp.287-305, 2008.

[4] G. Koley, V. Tilak, L. F. Eastman and M. G. Spencer, "Slow transients observed in AlGaIn/GaN HFETs: Effects of  $\text{SiN}_x$  passivation and UV illumination", *IEEE Trans. Electron Devices*, vol.50, pp.886-893, 2003.

[5] V. Desmaris, M. Rudzinski, N. Rorsman, P. R. Hageman, P. K. Larsen, H. Zirath, T. C. Rodle, and H. F. F. Jos, "Comparison of the dc and microwave performance of AlGaIn/GaN HEMTs grown on SiC by MOCVD with Fe-doped or unintentionally doped GaN buffer layers", *IEEE Trans. Electron Devices*, vol.53, pp.2413-2417, 2006.

[6] A. Koudymov, V. Adivarahan, J. Yang, G. Simon, and M. A. Khan, "Mechanism of current collapse removal in field-plated nitride HFETs", *IEEE Electron Device Lett.*, vol.26, pp.704-706, 2005.

[7] W. Saito, T. Nitta, Y. Kakiuchi, Y. Saito, K. Tsuda, I. Omura, and M. Yamaguchi, "Suppression of dynamic on-resistance increase and gate charge measurements in high-voltage GaN-HEMTs with optimized field-plate structure", *IEEE Trans. Electron Devices*, vol.54, pp.1825-1830, 2007.

[8] K. Horio, A. Nakajima, and K. Itagaki, "Analysis of field-plate effects on buffer-related lag phenomena and current collapse in GaN MESFETs and AlGaIn/GaN HEMTs", *Semicond. Sci. Technol.*, vol. 24, pp.085022-1-085022-7, 2009.

[9] T. Tanaka, K. Itagaki, A. Nakajima and K. Horio, "Simulation of field-plate effects on surface-state-related lag and current slump in GaAs FETs", *Proceedings of Nanotech 2011, Boston, USA*, vol.2, pp.595-598, 2011.

[10] K. Horio, T. Tanaka, K. Itagaki and A. Nakajima, "Two-dimensional analysis of field-plate effects on surface state-related current transients and power slump in GaAs FETs", *IEEE Trans. Electron Devices*, vol.58, pp. 698-703, 2011.

[11] Y. Kazami, D. Kasai, and K. Horio, "Numerical analysis of slow current transients and power compression in GaAs FETs", *IEEE Trans. Electron Devices*, vol.51, pp.1760-1764, 2004.

[12] K. Horio and T. Yamada, "Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's", *IEEE Trans. Electron Devices*, vol.46, pp.648-655, 1999.