

# Random Work Function Induced DC Characteristic Fluctuation in 16-nm High- $\kappa$ /Metal Gate Bulk and SOI FinFETs

Hsin-Wen Su, Yu-Yu Chen, Chieh-Yang Chen, Hui-Wen Cheng, Han-Tung Chang, and Yiming Li\*

Parallel and Scientific Computing Laboratory, Department of Electrical and Computer Engineering,  
National Chiao Tung University, 1001 Ta-Hsueh Road, Hsinchu 300, Taiwan

\*Tel: +886 3 5712121 ext 52974; Fax: +886 3 5726639; E-mail: ymli@faculty.nctu.edu.tw

## ABSTRACT

This work studies the metal gate's work function fluctuation induced DC characteristic fluctuation in the 16-nm bulk and silicon-on-insulator (SOI) fin-type field effect transistor (FinFET) devices using an experimentally calibrated 3D device simulation. The method of localized work function fluctuation simulation enables us to estimate local fluctuations including the nanosized grain's random effects of FinFET with TiN/HfO<sub>2</sub> gate stacks. The result of this study shows characteristic fluctuation strongly depends upon the size of localized nanosized metal grains. The shape of grains does have marginal influence on device's variability.

**Keywords:** metal gate; random work function; bulk / SOI FinFET; characteristic fluctuation; 3D device simulation.

## 1 INTRODUCTION

Devices with vertical channel are fascinating and the high- $\kappa$  metal gate (HKMG) [1-4] stacked fin-type field-effect-transistor (FinFET) is promising technology in sub-22-nm device era. However, metal gate may introduce a random source, so-called the work function fluctuation (WKF) [5-7], due to different surface density in the polarization charges [8-9]. Such uncontrollable grain orientations result in a random work function of metal during growth period. Recently, an average WK technique was reported for sub-65-nm MOSFETs [10-11] and 3D device simulation of localized work function fluctuation (LWKF) has also been reported for the 16-nm planar MOSFETs [5]. Investigation of WKF on characteristic fluctuation of devices with vertical channel is interesting for us to explore FinFET's variability. In this study, based on the experimentally calibrated 3D device simulation, the WKF of emerging TiN/HfO<sub>2</sub> gate stack bulk and SOI FinFETs with AR = 2 is presented and discussed.

## 2 THE LWKF SIMULATION TECHNIQUE

The devices we studied are the 16-nm-gate FinFETs with amorphous-based TiN/HfO<sub>2</sub> gate stacks and an EOT of 0.8 nm, where both the bulk and SOI FinFETs are with AR = 2, as shown in Fig. 1(a). Different from the average WKF (AWKF) method and compact model approach [10-11], we directly partition the metal gate's area into 80 sub-regions following Gaussian distribution, where the number of generated grains in the top and lateral gates is 16 and 32, respectively. Note that the variation range of TiN grain's size is dozens of nanometers and we first assume it is equal to 4x4 nm<sup>2</sup> according to experimental data [12]. These randomly generated small squares approximate arbitrary shape of grains well. According to metal material's property listed in the table of Fig. 1(b), the TiN has two different orientations: <200> and <111> orientations with 60% and 40% generated probabilities, where the associated probability of WFs are 4.4 eV (blue color) and 4.6 eV

(green color) for the n-channel FinFETs [11]. As shown in Fig. 1(b), the average number of total generated <200> orientations are 48 for devices with AR = 2. The studied structures of bulk and SOI FinFETs with each randomly generated 4x4 nm<sup>2</sup> grain orientation from realistic structures are implemented. All generated cases are mapped into the device's gate area of bulk and SOI FinFETs with AR = 2 for the 3D device simulation, respectively, where the  $V_{th}$  of nominal case is calibrated to 250 mV for low power applications. For the 3D simulation, a set of 3D quantum-mechanically corrected transport equations are solved numerically [1,5,13]. The accuracy of 3D simulation was experimentally validated in our early work [13]. The adopted DC characteristics of nominal cases of the 16-nm bulk and SOI FinFETs with AR = 2 are shown in the inset table of Fig. 1(b) according to ITRS projection.

## 3 RESULTS AND DISCUSSION

As shown in Fig. 2(a), the  $\sigma V_{th}$  is as a function of device dimension for the studied bulk FinFETs with different TiN grain size. The lines are devices with various minimal grain sizes: 22x22, 13x13, 8x8, 4x4, and 2x2 nm<sup>2</sup>, respectively, where the green symbol is an experimental data from [25]. The LWKF simulation is a good agreement with measured data. Moreover, for a device with an arbitrary grain size, the relationship between  $\sigma V_{th}$  and channel size is linearly dependent. Thus, from simulation, the  $\sigma V_{th}$  is inversely proportional to the square root of device dimension (= effective width times gate length =  $W_{eff} \times L_g$ ), where the  $W_{eff}$  is the sum of two times fin height and fin width. From the cumulative probability, the  $V_{th}$ 's distribution of SOI FinFET (steep slope) is smaller, compared with the bulk one (gradual slope), as shown in Fig. 2(b), where the green and pink colors indicate statistical data of bulk and SOI FinFETs, respectively. The  $\sigma V_{th}$  of SOI FinFET is smaller than that of bulk; for example, the  $\sigma V_{th}$  of SOI FinFET induced by the grain size of 4 x 4 nm<sup>2</sup> (about 9.7 mV) is 1.5 times smaller than that of bulk one (about 14.6 mV). The potentials for devices with regular and irregular grain's shapes between the bulk and SOI FinFETs, as shown in Figs. 3(a)-(b), are compared. The inset table of Fig. 3(c) indicates the  $V_{th}$ 's of regular and irregular shapes between the bulk and SOI FinFETs. The  $V_{th}$ 's are nearly the same between regular and irregular shapes (within 5% errors).

Fig. 4(a) shows the  $V_{th}$ 's distribution versus the number of TiN <200> orientations for the explored bulk and SOI FinFETs with AR = 2. The magnitude of  $V_{th}$  of SOI FinFET is smaller than that of bulk one. As the number of <200> orientations increases, the  $V_{th}$  is increased. Because the energy band profile is raised in the channel region; consequently, it induces a relatively higher threshold voltage. For the SOI FinFET, most of the random WFs fluctuated  $V_{th}$  is smaller than the nominal value of 250 mV owing to suppressing the higher barrier resulting from those high WFs. It implies that the variation of potential profile is

not drastic in the channel region of the SOI FinFET. Besides, we observe that even for the same number of  $\langle 200 \rangle$  orientations, the threshold voltage exhibits rather different values owing to the nanosized TiN grain's random position effect. Thus, the  $\sigma V_{th}$  mainly results from not only the TiN grain's random number but its random position because uncontrollable grain orientations of TiN gate during growth period. Notably, the findings of this study properly explains the localized nanosized TiN grains induced fluctuation, which is beyond the averaged WK method [10-11]. For a fixed  $x$  position, in the  $y$ - $z$  plane of bulk and SOI FinFETs, their cross-section views show that the potential distributions are fluctuated by different WKs locally, as shown in Fig. 4(b). Under the random nanosized grains of TiN gate, the SOI FinFET shows more uniform distribution of potential than that of bulk one. The bulk FinFET exists relatively weak controllability in the bottom of silicon channel so that the DC fluctuation is larger than that of SOI one. Thus, the fluctuation of leakage current of bulk FinFET is serious. For a fixed  $y$  position, the cross-section view from source to drain (i.e., along the  $x$ - $z$  direction) of current density distributions are plotted for the bulk and SOI FinFETs, respectively. The current density is strongly governed by the localized WK for both types of devices; furthermore, in the bottom of bulk FinFET's channel, the current density is lower than that of SOI one.

Fig. 5(a) shows the  $V_{th}$ 's distribution versus the number of TiN  $\langle 200 \rangle$  orientation of the bulk FinFET, where the grain size is  $(4 \times 4) \text{ nm}^2$ . As the number of TiN  $\langle 200 \rangle$  orientation increases,  $V_{th}$  is higher. In other words, the potential induced by local WK dominates the value of  $V_{th}$ . For example, the case 1 and case 2 with 58 and 40  $\langle 200 \rangle$  orientations result in different  $V_{th}$  owing to the random grain number effect, where the potential profiles are raised or lowered locally by the high or low WKs, as shown in Fig. 2(b). Even the number of  $\langle 200 \rangle$  orientation is the same, the position of random grain also induce rather different  $V_{th}$ , as shown in the case 3 and case 4, respectively, where the total number of  $\langle 200 \rangle$  orientation is 46. Similarly, the  $\sigma V_{th}$  of SOI FinFET is examined, as shown in Fig. 5(c). Compared with Fig. 5(b), the channel controllability in the bottom of channel is better, though the  $\sigma V_{th}$  is strongly fluctuated by number and position effects due to SOI substrate structure, as shown in Fig. 5(d).

We note that the effect of grain size in the 16-nm bulk FinFET has been studied among the minimal grain sizes:  $2 \times 2$ ,  $4 \times 4$ , and  $8 \times 8 \text{ nm}^2$ , respectively. We further compare the fluctuation induced by different minimal grain size of SOI one with  $AR = 2$ . Comparison of the magnitude of  $\sigma V_{th}$  induced by different grain sizes for both bulk and SOI FinFETs is shown in Fig. 6(a). For both structures, the smaller the grain is, the more fluctuation can be suppressed. About the bulk FinFET, the  $\sigma V_{th}$  has 60% reduction from the grain size of  $8 \times 8$  to  $2 \times 2 \text{ nm}^2$ . Thus, the  $\sigma V_{th}$  of SOI FinFET could be reduced by 23%, compared with the bulk one. The  $\sigma V_{th}$  is not only a function of device geometry, but also a function of grain size, as shown in Fig. 6(a), the bulk FinFET possesses large  $\sigma V_{th}$  (about 21.5 mV). Through reducing the grain size, the  $\sigma V_{th}$  can be suppressed significantly. Figure 6(b) plots  $I_{off}$  versus  $I_{on}$  with minimal grain sizes:  $2 \times 2$ ,  $4 \times 4$ , and  $8 \times 8 \text{ nm}^2$  for bulk and SOI FinFETs, respectively. From the plot of  $I_{on}$  versus  $I_{off}$ , it is clear that the SOI FinFET has relatively smaller  $I_{off}$  and larger  $I_{on}$  than that of bulk one, where the star and circle

symbols indicate bulk and SOI FinFETs. The immunity of fluctuation in the SOI FinFET is superior to the structure of bulk one. And, the table summarizes the  $\sigma I_{on}$  and  $\sigma I_{off}$  induced by minimal grain sizes:  $2 \times 2$ ,  $4 \times 4$ , and  $8 \times 8 \text{ nm}^2$  for bulk and SOI FinFETs, respectively.

## 4 CONCLUSIONS

In this study, we have applied an experimentally calibrated 3D simulation approach, so-called the LWKF simulation method to study the random WK-induced variability in the 16-nm FinFETs with amorphous-based TiN/HfO<sub>2</sub> gate stacks. The random number, position, and size of TiN grains induced rather different characteristic fluctuation which could be reduced by large device geometry and small gain size. And, the error between the regular shap and irregular shap of metal grains is small, which implies we could simulate WKF with regular shape grains using the LWKF simulation.

## ACKNOWLEDGEMENT

This work was supported in part by National Science Council (NSC), Taiwan under Contract No. NSC-100-2221-E-009-018 and by tsmc, Hsinchu, Taiwan under a 2011-2012 grant.

## REFERENCES

- [1] Y. Li, et al., "Nanosized Metal Grains Induced Electrical Characteristic Fluctuation in 16-nm-Gate High-k/Metal Gate Bulk FinFET Devices," *Microelec. Eng.*, vol. 88, pp. 1240-1242, 2011.
- [2] P. Packan, et al., "High performance 32 nm logic technology featuring 2nd generation high-K + metal gate transistors," in: *IEDM Tech. Dig.*, p. 659, 2009.
- [3] L. Brunet, et al., "New insight on VT stability of HK/MG stacks with scaling in 30 nm FDSOI technology," in: *VLSI Symp. Tech. Dig.*, p. 29, 2010.
- [4] H. Takahashi, et al., "Ti-capping technique as a breakthrough for achieving low threshold voltage, high mobility, and high reliability of pMOSFET with metal gate and high-k dielectrics technologies," in: *IEDM Tech. Dig.*, p. 427, 2009.
- [5] H.-W. Cheng, et al., "3D Device Simulation of Work Function and Interface Trap Fluctuations on High-k / Metal Gate Devices," in: *IEDM Tech. Dig.*, p. 15.6, 2010.
- [6] H. F. Dadgour, et al., "Grain-orientation induced work function variation in nanoscale metal-gate transistors-part I: modeling, analysis, and experimental validation," *IEEE Trans. Elec. Dev.*, vol. 57, pp. 2504-2514, 2010.
- [7] H. F. Dadgour and K. Endo, "Grain-orientation induced work function variation in nanoscale metal-gate transistors-part II: Implications for process, device, and circuit design," *IEEE Trans. Elec. Dev.*, vol. 57, pp. 2515-2525, 2010.
- [8] K. Ohmori, et al., "Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates," in: *IEDM Tech. Dig.*, pp. 409-412, 2008.
- [9] L. Brunet, et al., "New insight on VT stability of HK/MG stacks with scaling in 30nm FDSOI technology," in: *VLSI Symp. Tech. Dig.*, pp. 29-30, 2010.
- [10] X. Zhang, et al., "Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability," in: *IEDM Tech. Dig.*, pp. 57-60, 2009.
- [11] H. Dadgour, et al., "Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability," in: *IEDM Tech. Dig.*, pp. 705-708, 2008.
- [12] T. Matsukawa, et al., "Comprehensive analysis of variability sources of FinFET characteristics," in: *VLSI Tech.*, p. 118-119, 2009.
- [13] Y. Li, et al., "Discrete Dopant Fluctuations in 20-nm/15nm-Gate Planar CMOS," *IEEE Trans. Elec. Dev.*, vol. 55, pp. 1449-1455, 2008.




Figure 1. (a) Schematic plots of the studied bulk and SOI FinFETs with random TiN grains on the top and lateral gates, respectively. There are 80 randomly generated grains in each side of TiN gate for both bulk and SOI FinFETs, where the size of metal grains is assumed to be 4x4 nm<sup>2</sup> and green and blue colors represent  $\langle 200 \rangle$  and  $\langle 111 \rangle$  orientations. The bulk and SOI FinFETs are with randomly generated 196 metal gates, respectively, for fluctuation estimation. (b) The distribution of totally random generated  $\langle 200 \rangle$  and  $\langle 111 \rangle$  orientations, where the material property of TiN and calibrated DC characteristics for the explored bulk and SOI FinFETs are listed in the tables, respectively.




Figure 2. (a) The  $\sigma V_{th}$  is as a function of device geometry for the bulk FinFET with respect to the different grain sizes of TiN gate, where the green symbol is an experimental data from [12]. (b) Plot of cumulative probability of the 16-nm bulk and SOI FinFETs, respectively.




Figure 3. (a) The potentials of the devices with regular and irregular metal shapes for the (a) bulk and (b) SOI FinFETs. (c) The  $V_{th}$  of regular and irregular shapes between bulk and SOI FinFETs. Both the  $V_{th}$ 's are similar and the errors are within 5%.






Figure 4. (a) Plot of  $V_{th}$  versus the number of <200> orientations contained (b) Comparisons of potential and electron density distributions in the y-z plane of bulk and SOI FinFETs.




Fig. 5. The  $V_{th}$  versus number of TiN <200> orientation for (a) bulk and (c) SOI FinFETs with  $(4 \times 4)$  nm<sup>2</sup> grain size. The distribution of potential profile for the case 1 and case 2 with different number of <200> orientation (grain number effect); similarly, the distribution of potential profile for the case 3 and case 4 with the same number but different position of <200> orientation (grain position effect).




Figure 6. The plot of (a)  $\sigma V_{th}$  and (b)  $I_{on}$ - $I_{off}$  curve of the bulk and SOI FinFETs with  $(2 \times 2)$ ,  $(4 \times 4)$  and  $(8 \times 8)$  nm<sup>2</sup> grain sizes, where the comparison of  $\sigma V_{th}$ ,  $\sigma I_{on}$  and  $\sigma I_{off}$  between bulk and SOI FinFETs are summarized in the table.