

Modeling of Dynamic Threshold Voltage of High K Gate Stack and Application in FinFET Reliability Simulation

Yun Ye¹, Hongyu He¹, Chenyue Ma², Cheng Wang¹, Aixi Zhang¹, Jin He^{1,2}, and Yu Cao¹

¹Peking University Shenzhen SOC Key Laboratory, PKU-HKUST Shenzhen-Hongkong Institution, Shenzhen 518057, P. R. China

²TSRC, School of Electronics Engineering and Computer Science, Peking University, 100871, P. R. China

ABSTRACT

A modeling study of dynamic threshold voltage in high K gate stack is reported in this paper. Both slow transient (STCE) and fast transient charging effect (FTCE) are included in this model. Finally, this model is applied in FinFET reliability and circuit performances are simulated. The result shows that, the drain current (I_d) degradation in FinFET is much more obvious than normal MOSFETs with the same processes and the variation of I_d is slower in higher temperature. However, the dynamic threshold voltage in high K stack seems not affect the delay time of reverser simulated by HSPICE.




Fig.1. Schematic view of charge trapping in high K dielectric layer. The distance of charges transferred in high K layer represents fast and slow transient charging.

I. INTRODUCTION

The aggressive scaling down of MOSFETs has driven the physical thickness of SiO₂ gate dielectrics to its limit [1]. To release the unendurable gate leakage due to ultra thin gate oxide, high K dielectrics such as HfO₂ became a promising candidate for future nano-scaled devices [2-7]. However, the threshold voltage instability induced by traps is one of the challenges for the use of high K dielectrics in future MOS technologies [8, 9]. In order to predict and optimize the performance of nano-scaled integrate circuit, a model including both slow (STCE) and fast transient charging effect (FTCE) [10] is presented. Furthermore, this model is applied in predicting the performance of FinFET with high K gate stack.

II. PRINCIPLE OF DYNAMIC THRESHOLD VOLTAGE IN HIGH K GATE STACK

Due to the high density of structure defects, high K gate dielectric is easy to trap carriers tunneling from channel. A typical schematic view of charge trapping in high K dielectric is shown in Fig.1. Electrons in channel transfer to the high K layer by direct tunneling under positive gate voltage. Charges trapped at the interface of high K and oxide induced fast transient charging effect (FTCE) [10] and some travel further into the high K layer reflect a slow transient charging effect (STCE). Charge accumulated in the high K layer causes threshold voltage variation (ΔV_{th}) and drain current degradation [10].

III. MODEL DEVELOPMENT

The distinguish between high K model and SiO₂ model is that, the distribution of capture cross section (σ) in SiO₂ is uniform [11][12] while in high K layer is a function of stress voltage V_s , as shown in Fig.2. [13].

$$\sigma = \sigma_0 V_s^b \quad (1)$$




Fig.2. Dependence of the capture cross section (σ) as a function of stress voltage V_s for HfO₂ gate dielectrics.

The trapped charge density n_t is written as a function of the total interface trap density N_{it0} and injected charge density N_{inj0} [13].

$$n_t = N_{it0} [1 - \exp(-N_{inj0} \cdot \sigma)^\beta] \quad (2)$$

Where β is a constant and σ is the capture cross section.

Combining Eqs.2 and 3, the threshold voltage shift (ΔV_{th}) is expressed as a function of the maximum threshold voltage shift (ΔV_{thmax}) and trapped charge density (n_t). [13].

$$\Delta V_{th} = \Delta V_{thmax} [1 - C \exp(-N_{inj0} t^a \sigma)] \quad (3)$$

Where $N_{inj0} = J_{g0} / q$, $\sigma = \sigma_0 V_s^b$, J_{g0} is the gate leakage current density, C is a fitting parameter close to one. ΔV_{thmax} is supposed to be the maximum threshold voltage variation. Following the principle in Section II, ΔV_{thmax} is resulted from carriers trapped both at the interface and in the high K layer. In our model, traps at the interface of high K layer and oxide are considered as steps. Only carriers on these steps are able to transfer further into the high K layer and induce the maximum threshold voltage variation (ΔV_{thmax}). Therefore, ΔV_{thmax} is determined by not only the total density of interface states (N_{it0}), but also the stress voltage V_s . Consequently, ΔV_{thmax} is written as the function of the temperature T and stress voltage V_s .

$$\Delta V_{thmax} = \Delta V_{th0} \cdot AT \exp(BV_s) \quad (4)$$

$$\Delta V_{th0} = \frac{qN_{it0}}{C_{gate}} = \frac{qN_{it0}}{\epsilon_0 \epsilon_{HfO_2} / t_{HfO_2}} \quad (5)$$

Combining Eqs.1-5, the final expression of dynamic threshold voltage ΔV_{th} is

$$\Delta V_{th} = AT \cdot \frac{qN_{it0}}{\epsilon_0 \epsilon_{HfO_2} / t_{HfO_2}} \quad (6)$$

$$\cdot \exp(BV_s) [1 - C \exp(-N_{inj0} t^a \sigma_0 V_s^b)]$$

Meanings of parameters in Eq. 6 are shown as follows respectively:

A , B , C and b are fitting parameters.

a is the degradation exponent.

V_s is the stress gate voltage.

k is the Boltzmann constant.

T is the process temperature.

N_{it0} is the initial trapped density in HfO_2 .

t_{HfO_2} is the thickness of the HfO_2 file.

N_{inj0} is the carrier density injected into the gate dielectric, which can be calculated from the gate leakage current density J_{g0} .

t is the stress time.

σ_0 is the capture section.

When stress time t tends to infinite, ΔV_{th} becomes a constant, which reflects the slow transient charging effect (STCE) induced by the carriers trapped in the deep position of high K layer; while, at the beginning several microseconds of measurement, ΔV_{th} is a function of stress time, which defined as fast transient charging effect (FTCE) caused by carriers transferred at the interface of high K layer and oxide. .

IV. EXPERIMENT AND DISCUSSION

In order to test our analytic model, the high K gate stack structure is measured and then ΔV_{th} versus transient time t is extracted. Eq. 6 is used to fit the experimental data to extract a , b , A , B and C .

For the experimental sample HfO_2 gate stack with 4.5nm thickness and 800°C annealing under the N_2 atmosphere, the measured stress condition is from 1.6V to 2V with the transient time 1 second [14]. The threshold

voltage instability is plotted in Fig.3 (a) in points and the model prediction is also shown in this figure in lines. It is easily found that the analytic model matches well with the experimentally measured ΔV_{th} .

Under the stress condition of 1.8V and 2V with the transient time 1 second, the experimental sample 3nm HfO_2 gate stack with 600°C, N_2 annealing shows the significant difference compared with the first sample in the dynamic behavior of the threshold voltage as shown by the points in Fig.3 (b). Here, the induced trap density demonstrates evident saturation trend at the early transient time. One can observe that, however, the analytic model matches well with the experimentally measured V_{th} shifts as shown in Fig. 3(b). The results show that higher V_g causes larger V_{th} variation.




Fig.3. The comparison of analytic model prediction and the experiment-extracted data in showing the threshold voltage increase due to trapping mechanism. (a) 4.5nm HfO_2 , 800°C, N_2 annealing. (b) 3nm HfO_2 , 600°C, N_2 annealing. Higher V_g causes larger V_{th} variation.

The detail of calculation and parameters are shown as follows: At process temperature $T_1 = 800^\circ C = 1073K$, the threshold voltage shift ΔV_{th} is shown in Eqs. 7 and 8, and corresponding parameters are listed in Table I .

$$\Delta V_{th(1073K)} = \frac{A_{(1073K)} T_{(1073K)} q N_{it0}}{\epsilon_0 \epsilon_{HfO_2} / t_{HfO_2(1073K)}} \cdot \exp(B_{(1073K)} V_s) \quad (7)$$

$$\cdot [1 - C_{(1073K)} \exp(-N_{inj0} t^{a(1073K)} \sigma_{0(1073K)} V_s^b)]$$

$$A_{(1073K)} T_{(1073K)} \cdot \frac{q N_{it0}}{\epsilon_0 \epsilon_{HfO_2} / t_{HfO_2(1073K)}} = 5.5 \times 10^{-5} \quad (8)$$

TABLE I
SPECIFIC PARAMETERS IN THE CONDITION OF
4.5NM HfO_2 , 800°C, N_2 ANNEALING.

$T_1 = 1073K$	$t_{HfO_2(1073K)} = 4.5nm$	$N_{it0} = 5 \times 10^{10} cm^{-2}$
$\epsilon_{HfO_2} = 5$	$N_{inj0} = 10^{18} cm^{-2}$	$A_{(1073K)} = 9.6 \times 10^{-8}$
$B_{(1073K)} = 4$	$a_{(1073K)} = 0.365$	$b = 1.65$
$\sigma_{0(1073K)} = (1.92 \sim 2) \times 10^{-18} cm^2$		$C_{(1073K)} = 1.1$

TABLE 1: SPECIFIC PARAMETERS IN THE CONDITION OF 4.5NM HFO₂, 800°C, N₂ ANNEALING.

When $T_1 = 800^\circ C$ transfers to $T_2 = 600^\circ C$, meanwhile the thickness of HfO₂ varies from 4.5nm to 3nm, Equation (6) is also adapted, except changing temperature T and high K layer thickness t_{HfO_2} .

Although ΔV_{thmax} includes fitting parameter and depends on the process situation such as temperature, the following equations provide experience calculation for ΔV_{thmax} under different process temperature.

Similar to Eq.7, $\Delta V_{th(873K)}$ is written as

$$\Delta V_{th(873K)} = A_{(873K)} T_{(873K)} \cdot \frac{qN_{it0}}{\epsilon_0 \epsilon_{HfO_2} / t_{HfO_2(873K)}} \quad (8)$$

$$\cdot \exp(B_{(873K)} V_s) [1 - C_{(873K)} \exp(-N_{inj0} t^{a_{(873K)}} \sigma_{0(873K)} V_s^b)]$$

$$A_{(873K)} = A_{(1073K)} \cdot \exp\left(\frac{T_1}{T_2}\right) = A_{(1073K)} \cdot \exp\left(\frac{1073}{873}\right) \quad (9)$$

$$B_{(873K)} = \frac{T_2}{T_1} B_{(1073K)} = \frac{873}{1073} B_{(1073K)} \quad (10)$$

$$C_{(873K)} = C_{(1073K)} \times \frac{T_1}{T_2} = 1.1 \times \frac{1073}{873} = 1.35 \quad (11)$$

The final expression of ΔV_{th} in case of 3nm HfO₂, 600°C, N₂ annealing is

$$\Delta V_{th(873K)} = A_{(1073K)} \cdot \exp\left(\frac{1073}{873}\right) \cdot \frac{1073}{873} \cdot \frac{qN_{it0}}{\epsilon_0 \epsilon_{HfO_2} / t_{HfO_2(873K)}} \quad (12)$$

$$\cdot \exp\left(\frac{1073}{873} B_{(1073K)} V_s\right) [1 - C_{(873K)} \exp(-N_{inj0} t^{a_{(873K)}} \sigma_{0(873K)} V_s^b)]$$

$$= \frac{5.5 \times 10^{-5} \times \exp\left(\frac{1073}{873}\right) \times \left(\frac{3}{4.5}\right)}{0.8} \cdot \exp(0.8 B_{(1073K)} V_s)$$

$$\cdot [1 - C_{(873K)} \exp(-N_{inj0} t^{a_{(873K)}} \sigma_{0(873K)} V_s^b)]$$

$$= 14.5 \times 10^{-5} \exp(0.8 B_{(1073K)} V_s)$$

$$\cdot [1 - C_{(873K)} \exp(-N_{inj0} t^{a_{(873K)}} \sigma_{0(873K)} V_s^b)]$$

The drain current (I_d) versus trapping time (t) under various stress voltage (V_g) with different process temperature and high K dielectrics thickness is shown in Fig.4. In Fig.4 (a), I_d increases as stress voltage V_g increased; In Fig.4 (b), the variation of I_d to a constant is gentler in high process temperature than in lower one, meanwhile, I_d is larger with thinner high K dielectrics thickness.





Fig.4. (a) I_d variation during trapping time. (b) I_d varied with T and t_{HfO_2} with constant V_g . I_d increased with thinner t_{HfO_2} and higher T .

V. MODEL APPLICATION IN FINFET PERFORMANCE PREDICTION

FinFET is one of the most promising device structures in its perfect immunity to the short channel effect (SCE) [15, 16]. The schematic view of bulk FinFET is shown in Fig.5. L_g is the gate length, H_g is the Fin height and W_{fin} is the width of Fin.




Fig.5. schematic view of bulk FinFET.

It seems that, the cooperation of FinFET and high K gate stack is a perfect idea for improving device performance, however, both experiments [10] and simulation show some contrary results. Fig.6 shows the relationship between drain current (I_d) and trapping time (t) under various stress voltage (V_g) with different high K dielectrics thickness. Except for a larger drain current, FinFET exhibits a more obvious variation of I_d than normal MOSFETs. It means that, high K gate stack applied in FinFET induced more severe FTCE. Therefore, measure method and corresponding delay time are likely to affect the results of experiments.




Fig.6. I_d of FinFET and normal MOSFETs varied with $T=800^\circ\text{C}$ and $t_{\text{HfO}_2}=4.5\text{nm}$ and 3nm under constant V_g . I_d increased with thinner t_{HfO_2} . FinFET exhibits a more obvious variation of I_d and a longer decreasing time.

In order to demonstrate whether high K gate stack will bring delay to circuit, a ring oscillator with 21 stages is designed for testing. The result in Fig.7 shows that, besides some original gate delay, there is not any delay caused by high K dielectrics.




Fig.7. Out put of ring oscillator with 21 stages with (line) and without (symbol) high K dielectrics.

VI. CONCLUSION

A model of dynamic threshold voltage in high K gate stack including both slow transient (STCE) and fast transient charging effect (FTCE) is reported in this paper. This model is well matches with experimental data and the variation of drain current with stress time is simulated. At last, this model is applied in FinFET and circuit performance simulation. The result shows that, the drain circuit (I_d) degradation in FinFET is much obvious than normal MOSFETs with same processes; and the variation of I_d is tender in higher temperature.

ACKNOWLEDGMENT

This work is subsidized by the Key Project of National Natural Science Funds of China (60936005) and the National natural Science Funds of China (60976066), the Shenzhen Science & Technology Foundation (CXB201005250031A), the Fundamental Research Project of Shenzhen Science & Technology Foundation (JC201005280670A), the International Collaboration Project of Shenzhen Science & Technology Foundation (ZYA2010006030006A). This work is also partially supported by the Guangdong Natural Science Foundation

(S2011040001822, 10466585979-200498).

REFERENCES

- [1] A. Kerber *et al.*, "Origin of the Threshold Voltage Instability in $\text{SiO}_2/\text{HfO}_2$ Dual Layer Gate Dielectrics", *IEEE Electron Device Lett.*, vol.24, p. 87, 2003.
- [2] Y. Kim *et al.*, "Conventional n-channel MOSFET devices using single layer HfO and ZrO as high-k gate dielectrics with polysilicon gate electrode", in *IEDM Tech. Dig.*, p. 455, 2001.
- [3] C. Hobbs *et al.*, "80-nm poly-Si gate CMOS with HfO gate dielectric", in *IEDM Tech. Dig.*, p. 651, 2001.
- [4] Mathieu Luisier *et al.*, "Two-Dimensional Tunneling Effects on the Leakage Current of MOSFETs With Single Dielectric and High- k Gate Stacks", *IEEE Transactions on Electron Devices*, vol. 55, p. 1494, 2008.
- [5] K. Toni *et al.*, "Physical model of BTI, TDDDB and SILC in HfO₂-based high-k gate dielectrics", in *IEDM Tech. Dig.*, p. 129, 2004.
- [6] Y. T. Hou *et al.*, "Quantum tunneling and scalability of HfO₂ and HfAlO gate stack", in *IEDM Tech. Dig.*, p. 731, 2002.
- [7] Ce Z. Zhao *et al.*, "Stress-Induced Positive Charge in Hf-Based Gate Dielectrics: Impact on Device Performance and a Framework for the Defect", *IEEE Transactions on Electron Devices*, vol.55 (7), p.1647, 2008.
- [8] Yang Liu *et al.*, "Modeling of Charge Trapping Induced Threshold-Voltage Instability in High- κ Gate Dielectric FETs", *IEEE Electron Device Lett.*, vol.27 (6), p. 489, 2006.
- [9] E. P. Gusev *et al.*, "Ultrathin high-K gate stacks for advanced CMOS devices", in *IEDM Tech. Dig.*, p. 451, 2001.
- [10] B.H.Lee *et al.*, "Intrinsic Characteristics of High-k devices and Implications of Fast Transient Charging Effects (FTCE)", in *IEDM Tech. Dig.*, p.859, 2004.
- [11] T. H. Ning *et al.*, "High-field capture of electrons by coulomb-attractive centers in silicon diocide", *Journal of Applied physics*, vol.47, p. 3203, 1976.
- [12] T. H. Ning *et al.*, "Optically induced injection of hot electrons into SiO_2 ", *Journal of Applied physics*, vol.45, p. 5373, 1974.
- [13] Sufi Zafar *et al.*, "Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks", *Journal of Applied physics*, vol.93, p.9298, 2003.
- [14] C.Leroux *et al.*, "Characterization and modeling of hysteresis phenomena in high K dielectrics", in *IEDM Tech. Dig.*, p.737, 2004.
- [15] Digh Hisamoto, *et al.*, "FinFET—A self-aligned double-gate MOSFET scalable to 20 nm", *IEEE Transactions on Electron Devices*, vol. 47 (12), p.2320, 2000.
- [16] R. Fernández *et al.*, "FinFET and MOSFET preliminary comparison of gate oxide reliability", *Microelectronics Reliability*, vol. 46, p.1608, 2006.