# **Process Aware Compact Model Parameter Extraction for 45 nm Process Flow**

Aditya P. Karmarkar<sup>\*</sup>, V. K. Dasarapu<sup>\*</sup>, A. R. Saha<sup>\*</sup>, G. Braun<sup>\*\*</sup>, S. Krishnamurthy<sup>\*\*\*</sup> and X.-W. Lin<sup>\*\*\*</sup>

\*Synopsys (India) Private Limited, My Home Tycoon, Block-A,

Begumpet, Hyderabad 500016, Andhra Pradesh, India, AdityaP.Karmarkar@synopsys.com

\*\*\*Synopsys Switzerland, LLC, Zurich, Switzerland, braun@synopsys.com \*\*\*Synopsys. Inc., Mountain View, CA, USA, Sathya.Krishnamurthy@synopsys.com

# ABSTRACT

CMOS devices are simulated using a 45-nm process flow that uses advanced techniques to achieve the requisite performance. The process parameters with maximum impact on the device characteristics are identified and analyzed. Global and process-aware model parameters are extracted for the 45-nm process. A five-stage ring oscillator is examined to demonstrate the effects of process variability on circuit performance. Good agreement between the model and the numeric simulations is observed demonstrating the robustness of the extraction methodology and the processaware model parameters.

Keywords: parameter extraction, process-aware compact models, design for manufacturability

## **1 INTRODUCTION**

In the semiconductors industry, the device geometries decrease and the integration densities increase with each technology node. Designing and manufacturing circuits with smaller device geometries is a major challenge for the microelectronics industry because of the process variability impact on device and circuit performance, leading to lower reliability and yield [1], [2].

To design robust circuits using deep sub-micron devices, the effects of process variability on the circuit model parameters must be examined in detail. A thorough assessment of the process variability impact on the circuit model parameters leads to better designs, improved manufacturability and higher yield. In this paper, methodologies to extract circuit model parameters that account for process variability are demonstrated. Strategies to account for the process variability induced circuit performance variation are also developed.

#### NUMERIC SIMULATIONS 2

The process simulations for the CMOS devices are performed using a 45-nm process flow that uses high-k gate dielectric with an effective oxide thickness (EOT) of 0.812 nm, halo and source/drain implants, stress engineering and spike and laser anneals to attain the requisite performance. Table 1 shows key parameters for the devices simulated using the 45-nm process flow.

	NMOS	PMOS
L <sub>gate</sub> [nm]	45	45
I <sub>on</sub> [mA/µm]	1.207	-0.3482
I <sub>off</sub> [µA/µm])	1.407×10 <sup>-3</sup>	-8.595×10 <sup>-4</sup>
G <sub>m</sub> [mS/µm]	0.5610	0.1292
$V_{th}$ [V]	0.3453	-0.4381
V <sub>dd</sub> [V]	1.0	-1.0

Table 1: 45 nm technology paramete
------------------------------------

The process parameters for the NMOS and PMOS devices are adjusted to match the electrical performance. Electrical characteristics are simulated using simple drift diffusion models [3]. It can be observed from the device characteristics presented in Table 1 that these devices are appropriate for low power applications, since the PMOS characteristics exhibit a low on current (Ion) accompanied by a significantly lower off current ( $I_{off}$ ).

The compact model parameters are extracted using the BSIM4 MOSFET model [4]. Two sets of process simulations are performed to estimate the global and process-aware model parameters. Global parameters are extracted for the 45-nm process with drawn gate lengths from 32 nm to 1 µm. The process-aware model parameters are extracted from simulations where process parameters like gate length, gate taper angle, halo dose and halo energy are varied. These parameters are selected to model the process variability because of their greater impact on the electrical characteristics. The gate oxide thickness is not varied as the gate oxide is a combination of SiO<sub>2</sub> and HfO<sub>2</sub>. Parameter extraction is performed using a specialized parameter extraction tool that can directly generate processaware compact models [5].

# **3 PARAMETER EXTRACTION**

Process and device simulations are performed using a 45-nm process flow to extract the global model parameters. For these simulations, the drawn gate length is varied from 32 nm to 1 µm and the other process parameters are kept constant. Figure 1 shows the variation of the threshold voltage (Vth), calculated in the linear region, and the transconductance (G<sub>m</sub>) with respect to gate length; and Figure 2 shows the variation of the on and off currents ( $I_{on}$ and I<sub>off</sub>) with gate length for PMOS and NMOS devices.



Figure 1:  $V_{th}$  and  $G_m$  with respect to  $L_{gate}$ .



Figure 2: Ion and Ioff as functions of Lgate.



Figure 3: I-V characteristics for NMOS with  $L_{gate} = 45$  nm.

The global model parameters represent the nominal process conditions and various drawn gate lengths. Figure 3 shows the current-voltage characteristics for a 45-nm NMOS device. The points show the numeric simulation data and the solid lines show the electrical characteristics generated by the global SPICE model. Similarly, Figure 4 shows the comparison between the simulation results and the global model for a 45-nm PMOS device. The global SPICE model extracted here shows an RMS error of ~4%.



Figure 4: I–V characteristics for PMOS with  $L_{gate} = 45$  nm.



Figure 5:  $G_m$  variation with respect to  $L_{gate}$  variation.



Figure 6:  $V_{th}$  variation with respect to halo dose variation.

To extract the process-aware model parameters, gate length, gate taper angle, halo dose and halo energy are varied around their nominal values. Figure 5 shows the variation in the NMOS and PMOS transconductance with respect to the gate length variation. Similarly, Figure 6 shows the threshold voltage variation with respect to the halo dose variation. These figures clearly show the impact of process variability on the device characteristics. The process-aware model is based on the global model and the process variability induced performance variation.



Figure 7: NMOS  $I_d$ - $V_g$  at  $V_d$  = 0.05 V and  $V_b$  = 0.0 V.



Figure 8: NMOS  $I_d$ - $V_d$  at  $V_g = 1.0$  V and  $V_b = 0.0$  V.

Figure 7 shows the  $I_d$ - $V_g$  characteristics of the NMOS devices with a drain voltage of 0.05 V and a bulk voltage of 0.0 V. The lines show the electrical characteristics obtained from the TCAD simulations and the dots show the behavior predicted by the process-aware model. Similarly, Figure 8 shows the  $I_d$ - $V_d$  characteristics at a gate voltage of 1.0 V and bulk voltage of 0.0 V. These figures clearly indicate that the process-aware model developed here can account for process variability induced performance variation.

## **4 CIRCUIT MODELING**

Simple digital circuits, like the five-stage ring oscillator shown in Figure 9, are simulated to assess the accuracy of the extracted circuit model parameters. Mixed mode TCAD simulations are compared with circuit simulations performed using the process-aware model parameters [6]. In addition, the absolute model error is calculated using:

$$Error = \frac{Q_{SPICE} - Q_{TCAD}}{\sqrt{\sum (Q_{TCAD})^2 / N}} , \qquad (1)$$

which indicates the model accuracy. These studies demonstrate the accuracy and the robustness of the process-aware circuit model parameters.



Figure 9: Five-stage ring oscillator.

For the five-stage ring oscillator studied here, mixed mode TCAD simulations are compared with HSPICE® simulations performed using the process-aware model parameters. For the HSPICE® simulations, a load capacitor of  $5.0 \times 10^{-15}$  F is added at each inverter output to account for the device capacitances. Figure 10 shows the variation of the ring oscillator power dissipation with respect to the gate length. The error bars represent an error of 15% in the model.



Figure 10: Power dissipation as a function of gate length.



Figure 11: Stage delay as a function of gate length.

Figure 11 shows the variation of the stage delay with respect to the gate length. Figure 12 shows the variation of

ring oscillator frequency with respect to the gate length. In case of Figures 11 - 12, the error bars represent an error of 5% in the model.



Figure 12: Frequency as a function of gate length.



Figure 13: Power dissipation versus halo-dose variation.



Figure 14: Stage delay as a function of halo dose variation.

Simulations are also carried out for variations in halo dose. Figure 13 shows the variation of ring oscillator power dissipation as a function of halo dose variation. The error bars show an error of 15% in the model. Figure 14 and Figure 15 show the variation of stage delay and frequency as functions of halo dose variation, respectively. Here, the error bars show an error of 5% in the model.



Figure 15: Frequency with respect to halo dose variation.

For Figure 10 - 15, the solid markers represent the mixed mode TCAD results and the hollow markers show the HSPICE® results. The absolute error is also plotted for the five-stage ring oscillator studied here. The results discussed so far show that the process-aware model can accurately predict the behavior of standard cells as well as more complex circuit elements.

# 5 CONCLUSIONS

Manufacturing process variability is a major cause of parametric yield loss. The process variability needs to be taken into account in order to improve the overall yield. Here, a methodology to extract process-aware model parameters and to create robust circuit designs that account for process variability is presented. The ring oscillator results discussed here show that the process-aware models can accurately predict the process variability impact on the performance of complex circuit elements.

#### REFERENCES

- Borges, R. et al., in 8<sup>th</sup> Intl. Conf. on Solid-State and Integrated Circuit Tech. (ICSICT), Shanghai, China, pp. 1853–1856, Oct. 2006.
- [2] Papanikolaou, A. et al., in *IEEE Custom Integrated Circuits Conf.*, San Jose, CA, USA pp. 773–778, Sep. 2007.
- [3] TCAD Sentaurus user guides, Version Z-2007.03, Mountain View, CA: Synopsys, Inc., 2007.
- [4] M. V. Dunga et al., BSIM4.6.0 MOSFET Model User's Manual, Berkeley: University of California, 2006.
- [5] Paramos User Guide, Version A-2007.09, Mountain View, CA: Synopsys, Inc., 2007.
- [6] HSPICE® user guides and reference manuals, Version A-2007.12, Mountain View, CA: Synopsys, Inc., 2007