Impact of Non-Uniformly Doped and Multilayered Asymmetric Gate Stack Design on Device Characteristics of Surrounding Gate MOSFETs

H. Kaur^{*}, S. Kabra^{*}, S. Haldar^{**} and R. S. Gupta^{*}

* Semiconductor Devices Research Laboratory, Department of Electronic Science,

University of Delhi, South Campus, New Delhi, India, harsupreetkaur@gmail.com, rsgu@bol.net.in

^{**1}Department of Physics, Motilal Nehru College, University of Delhi, South Campus, New Delhi, India

ABSTRACT

In the present work, a new structural concept, nonuniformly doped multilayered asymmetric gate stack (ND-MAG) surrounding gate MOSFET has been proposed and it has been demonstrated using analytical modeling and simulation that ND-MAG SGT leads to suppression of short channel and hot carrier effects besides also improving the transport efficiency and gate controllability as compared to UD devices.

Keywords: non-uniformly doped, multilayered asymmetric gate stack, surrounding gate MOSFET, short channel effects, gate controllability

1 INTRODUCTION

The evolution of MOSFET technology has been governed largely by device scaling over the past twenty years. One of the key issues concerning present CMOS design is whether MOSFET devices can be scaled to 0.1µm channel length and beyond for continuing density and performance improvement as continued miniaturization has led to short channel effects (SCEs), hot electron effects and low carrier transport efficiency. In order to overcome the scaling limitations and to enhance the device performance various nonclassical structures such as Pi gate MOSFETs, Omega MOSFET, Cylindrical/Surrounding gate MOSFETs have been proposed. Among these, the surrounding gate MOSFET [1-4], in particular, has drawn a great deal of attention as it offers high packing density, steep subthreshold characteristics and higher current drive. Another remarkable feature of this structure is that the gate surrounds the silicon pillar completely and therefore controls the channel potential in a more effective manner resulting in increased short channel immunity. All these features make the SGT a potential candidate to succeed the classical planar MOSFET.

However, in the nanoscale regime incorporation of alternative device designs is also necessary to improve device performance. In order to address the issues related to short channel degradation and improvement in device performance, the use of non-uniformly doped channel design was suggested as a possible solution for reducing the short channel effects present in deep sub micrometer devices [5-6]. Furthermore, in order to increase the transistor performance, every new technology node requires the reduction of the gate oxide thickness. However, the extent to which gate oxide thickness can be scaled down is limited by direct tunneling. An alternative could be the use of insulator material with a higher permittivity than SiO₂, which would allow a thicker gate insulator. The major advantage of using high-k dielectrics for the gate insulator comes from the fact that while scaling, the significant parameter for constant electric field scaling is not the physical thickness of the gate insulator but rather the capacitance per unit area. However, studies reported that threshold voltage (V_{th}) roll-off, DIBL and subthreshold slope (S) increase with an increase in dielectric permittivity (or thickness) implying that short channel performance degrades [7-8]. This can be attributed to the loss of gate control owing to the increased fringing fields. In order to overcome these detrimental issues, the multilavered asymmetric gate stack oxide design along with the nonuniformly doped design has been incorporated in surrounding gate MOSFET (ND-MAG) SGT. Using modeling and simulation [9], it is demonstrated that ND-MAG provides an effective solution to these drawbacks. It has been demonstrated that incorporation of ND and MAG design leads to an improvement in short channel immunity and hot carrier reliability while also enhancing the gate controllability and carrier transport efficiency and thus ensures better performance as compared to conventional devices. Thus, the critical issues of short channel effects, hot carrier effects and gate leakage can be addressed by incorporating the non-uniformly doped and asymmetric gate stack architectures.

2 MODEL FORMULATION

Fig.1. shows the cross-section view of ND-MAG SGT. As can be seen the channel has two regions, the one near the source is heavily doped and the one near drain is lowdoped. Also there is an asymmetric gate stack, i.e., multilayered gate stack is present near the drain and single gate oxide is present near the drain. Thus there is a single gate oxide (SGO) region near the source and a gate stack oxide (GSO) region near the drain.



Fig.1. Cross-sectional view of ND-MAG SGT

Assuming the impurity density in the channel to be uniform, the Poisson equation in cylindrical coordinates for the two regions can be written as:

$$\frac{1}{r}\frac{\partial}{\partial r}\left(r\frac{\partial\psi_{i}(r,z)}{\partial r}\right) + \frac{\partial^{2}\psi_{i}(r,z)}{\partial z^{2}} = \frac{qN_{ai}}{\varepsilon_{si}}$$
(1)

where, $\psi_i(r,z)$ is the potential distribution in the silicon film, N_{ai} is the doping concentration with i=1 for region 1 near the source and i=2 for region 2 near the drain end.

The potential distribution in the silicon film in the two regions is assumed to be a parabolic profile in the radial direction [10] and on solving the Poisson equation in the two regions separately using the boundary conditions [11-12], the surface potential in the two regions is obtained as:

$$\Psi_{s1}(z) = A \exp\left(\frac{-z}{\lambda_1}\right) + B \exp\left(\frac{z}{\lambda_1}\right) - \nu_1 \qquad (2)$$
$$\Psi_{s2}(z) = C \exp\left(\frac{-(z-L_1)}{\lambda_2}\right) + D \exp\left(\frac{(z-L_1)}{\lambda_2}\right) - \nu_2 \qquad (3)$$

Where,

$$\boldsymbol{v}_{1} = \frac{q N_{aH} \lambda_{1}^{2}}{\boldsymbol{\varepsilon}_{si}} - \boldsymbol{\psi}_{gs1} \tag{4}$$

$$\boldsymbol{v}_{2} = \frac{q N_{aL} \lambda_{2}^{2}}{\boldsymbol{\mathcal{E}}_{si}} - \boldsymbol{\psi}_{gs2}$$
(5)

where $\psi_{gsi} = V_{gs} - V_{fbi}$ is the gate potential, V_{fbi} is the flatband voltage and ψ_{si} is the potential at the surface of silicon film for regions 1 and 2 respectively and λ_1 and λ_2 are the characteristic lengths given by:

$$\lambda_{1} = \sqrt{\frac{\eta t_{si}^{2} \ln\left(1 + \frac{2t_{ox}}{t_{si}}\right)}{8}}$$

$$(6)$$

$$\eta t_{si}^{2} \ln\left(1 + \frac{2t_{oxeff}}{t_{si}}\right)$$

$$\lambda_2 = \sqrt{\frac{l_{si}}{8}} \tag{7}$$

where, $\eta = \varepsilon_{Si}/\varepsilon_{ox}$, t_{si} is the thickness of silicon film, t_{ox} is the oxide layer thickness of SGO region and t_{oxeff} is the effective oxide layer thickness of the GSO region in terms of the corresponding thickness of the SiO₂ layer and is defined as:

$$t_{oxeff} = t_1 + \frac{\mathcal{E}_1}{\mathcal{E}_2} t_2 \tag{8}$$

where, t_1 is the thickness of the SiO₂ layer and t_2 is the thickness of the high-*k* layer. The coefficients *A*, *B*, *C* and *D* have been obtained using the conditions of continuity for potential and electric field at the interface of high and low doped regions.

The position of minimum surface potential, z_{min} is calculated by differentiating (2) w.r.t. z and equating the resulting expression to zero.

$$z_{\min} = \frac{\lambda_1}{2} \ln \left(\frac{A}{B}\right) \tag{9}$$

The minimum surface potential is then obtained from (4) as:

$$\Psi_{s1\min} = 2\sqrt{AB} - V_1 \tag{10}$$

The electric field distribution in the high and low doped region can be obtained by differentiating $\psi_{sI(z)}$ and $\psi_{s2(z)}$ respectively.

The threshold voltage, V_{th} can be obtained by equating the minimum surface potential ψ_{s1min} to $2\psi_{f1}$ and the expression for threshold voltage is obtained as:

$$V_{th} = \frac{-b + \sqrt{b^2 - 4ac}}{2a} \tag{11}$$

where, a, b and c are the various coefficients obtained in the analysis.

Subthreshold slope, *S*, is defined as:

$$S = \frac{kT}{q} \ln(10) \frac{1}{\frac{\partial \phi_s(z_{\min})}{\partial V_{gs}}}$$
(12)

Thus, S can be obtained by using (10) in (12).

3 RESULTS AND DISCUSSION

Fig.2 shows the variation of surface potential and electric field with channel length. It is seen that ND-MAG exhibits a step function in the surface potential profile as compared to UD device which screens the region near the source from variations in drain voltage and hence ensures more reduction in DIBL. Moreover, average electric field under the gate is higher for ND-MAG which improves the carrier transport efficiency. The peak electric field near drain is lower implying reduction in impact ionization.



Fig.2. Variation of surface potential and electric field along the channel for L=180nm, L_1 =90nm, t_{ox} =5nm, t_{Si} =75nm, N_H =3x10²³m⁻³, N_L =6x10²²m⁻³, t_1 =1nm, t_2 =4nm, ϵ_2 =20, V_{gs} =0.2V, V_{ds} =0.1V.



Fig.3 Variation of surface potential along channel for different values of the dielectric constant of the upper dielectric layer, ε_2

Fig.3 shows that as ε_2 increases, the minimum surface potential decreases implying a better gate controllability and therefore increased short channel immunity. Fig.4 shows that V_{th} roll-off is considerably reduced by incorporating ND-MAG design. Fig.5 shows the variation

of DIBL with channel length and it is seen that DIBL is lowest for ND-MAG as compared to UD devices.



Fig.4 Variation of threshold voltage with channel length.



Fig.5 DIBL variation with channel length for UDand ND-MAG devices.



Fig.6 Variation of subthreshold slope with channel length.

In fig.6, the analytical and simulated results showing the variation of subthreshold slope with channel length has been plotted for the devices. It is found that on increasing the dielectric constant of the upper dielectric layer, ε_2 of the gate stack region, that is, on introducing MAG design, the subthreshold slope reduces considerably which again confirms that short channel immunity can be improved by incorporating MAG design.

4 CONCLUSION

A two-dimensional analytical model for a new structural concept ND-MAG (non-uniformly doped multilayered asymmetric gate stack) SGT has been developed and its impact on the device characteristics has been analyzed. The analytical results so obtained have been compared with the simulated results obtained from the device simulator ATLAS and have been found to be in good agreement. It has been demonstrated that the magnitude of the positive offset voltage is higher for ND-MAG as compared to UD devices which ensures better screening from drain bias variations leading to a reduction in DIBL. The effectiveness of ND-MAG design can also be seen as a reduction in V_{th} roll-off and subthreshold slope. Moreover, the peak in the electric field distribution under the gate is higher for ND-MAG as compared to UD devices, which ensures uniformity in the average drift velocity of the electrons in the channel which results in an improvement in the carrier transport efficiency. In addition, ND-MAG design also leads to a reduction in the peak electric field near the drain end as compared to UD devices which implies a reduction in hot carrier effects. The study thus affirms the fact that incorporation of ND and MAG designs ensures better performance as compared to UD devices.

5 ACKNOWLEDGMENT

The authors are grateful to the Defense Research and Development Organization (DRDO) for providing the necessary financial assistance to carry out the present research work.

REFERENCES

- H. Takato, K. Sunouchi, N. Okabe, A. Nitayama, K. Hieda, F. Horiguchi, F. Masuoka, "Impact of Surrounding Gate Transistor (SGT) for Ultra-Highdensity LSI's", IEEE Trans. Electron Devices, 38(3), 573-578, 1991
- [2] A. Nitayami, H. Takato, N. Okabe, K. Sunouchi, K. Hieda, F. Horiguchi, F. Masuoka, "Multi-Pillar Surrounding Gate Transistor (M-SGT) for Compact and High-Speed Circuits", IEEE Trans. Electron Devices, 38(3), 579-583, 1991.
- [3] S. Watanabe, K. Tsuchida, D. Takashima, Y. Oowaki, A. Nitayama, K. Hieda, H. Takato, K. Sunouchi, F. Horiguchi, K. Ohuchi, F. Masuoka H. Hara, "A Novel Circuit Technology with

Surrounding Gate Transistors (SGT's) for Utra High Density DRAM's", IEEE Journal of Solid-State Circuits, 30(9), 960-970, 1995.

- [4] S. Maeda, S. Maegawa, T. Ipposhi, H. Nishimura, H. Kuriyama, O. Tanina, Y. Inoue, T. Nishimura, N. Tsubouchi, "Impact of a Vertical Φ-Shape Transistor (VΦT) Cell for 1 Gbit DRAM and Beyond", IEEE Trans. Electron Devices, 42(12), 2117-2124, 1995.
- [5] H. Kaur, S. Kabra, S. Bindra, S. Haldar, R. S. Gupta, "Impact of graded channel (GC) design in fully depleted cylindrical/surrounding gate MOSFET (FD CGT/SGT) for improved short channel immunity and hot carrier reliability", Solid State Electronics, 51, 398-404, 2007.
- [6] H. Kaur, S. Kabra, S. Haldar, R. S. Gupta, "An Analytical Drain Current Model for Graded Channel Cylindrical/Surrounding Gate MOSFET", Microelectronics Journal, 38, 352-359, 2007.
- [7] B. Cheng, M. Cao, R. Rao, A. Inani, P. V. Voorde, W. M. Greene, J. M. C. Stork, Z. Yu Z, Zeitzoff P M, Woo J C S. The impact of high-k dielectrics and metal gate electrodes on sub-100nm MOSFET's. IEEE Trans. Electron. Devices, 46(7), 1537-1543, 1999.
- [8] A. Inani, R. V. Rao, B. Cheng, J. Woo, "Gate stack architecture analysis and channel engineering in deep sub-micron MOSFETs", Jpn. J. Appl. Phys, 38(4B), 2266-2271, 1999.
- [9] SILVACO International, "ATLAS Users Manual 2000.
- [10] K. Young, "Short Channel Effect in Fully Depleted SOI MOSFET's," IEEE Trans. Electron Devices, Vol.36, pp.399-402, 1989.
- [11] C.P Auth and J. D.Plummer, "Scaling Theory for Cylindrical, Fully-Depleted, Surrounding-Gate MOSFET's," IEEE Electron Device Letters, Vol.18, pp.74-76, 1997.
- [12] A.Kranti, S. Haldar and R. S. Gupta, "Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET," Microelectronic Engineering, Vol.56, pp.241-259, 2001.