Process Sensitivity Analysis of a 0.25-µm NMOS Transistor Using Two-Dimensional Simulations

Abdol A. Keshavarz*, Laurent F. Dion*, Pierre C. Leonardi**
* Reliability and Process Control Department, STMicroelectronics, Phoenix, AZ
** Device Engineering Department, STMicroelectronics, Phoenix, AZ
Phone: (602) 485-2925, Fax: (602) 485-2925, Email: abdol.keshavarz@st.com

ABSTRACT

The purpose of this work is to present an accurate simulation of the effects of major process changes on some of the most important device parameters of a 0.25-µm NMOS transistor. The approach predicts the effects of several critical process steps including poly CD (channel length), threshold-voltage implant, NLDD implant, N+ Source/Drain (S/D) implant, and the final RTA thermal budget on the 0.25-µm NMOS device parameters. Results can be used for the fine-tuning of the device, and its parameter variations as a result of process changes. The modeling approach can reduce expensive and time consuming experiments for device improvements. The simulation model proves to predict accurate results and is currently used for more investigation of the 0.25-µm NMOS Transistor in STMicroelectronics site in Phoenix, AZ.

Keywords: NMOS 2D-simulation, 0.25-µm NMOS, Sensitivity Analysis, Process Effects on 0.25-µm NMOS

1. Key Process Features

CMOS devices are built on N-epi, use shallow trench isolation (STI), and the process utilizes twin-tubs with retrograde wells. Double poly with salicidation on poly and junctions (N+ and P+) are used and the oxide thickness is 50 Angstroms. NMOS source and drain structures receive only Arsenic implants (no Phosphorus). This purpose is to make the device more robust, especially with respect to thermal budget changes. The anti-punch-through implant dopant is Indium, a large-atom dopant that is stable and with minimum diffusion, a critical factor for the short channel device. Only the NMOS is addressed in this work. This device is part of the 0.25-µm technology in STMicroelectronics that utilizes both MOS and Bipolar devices.

2. Methodology

0.25-mm transistors were developed and published in late 80’s and early 90’s, [1]-[3], with technology features and characterization results. Subsequently, the application of this transistor in the newly developed products showed up [4], [5]. Parallel to the technology development, simulation tools also had to improve to include the new necessary features. These included an overall improvement of the models covering the heavy-ion implant models (In), and accurate simulation of the effects of Arsenic and Indium implants on boron diffusion. This illustrates only some of the challenging problems to be solved before the accurate simulation of the 0.25-µm device was possible.

In this work, two-dimensional process and device simulation tools (ISE from Synopsys [6]) that have advanced Models to address all of the above were used for this work. Latest process simulation models (implant/ diffusion) available in the simulation tool were utilized for this purpose [7]. For Indium profile, Monte-Carlo method was used for highest level of accuracy. For the device simulation part, the accurate mobility models that are crucial for the accuracy of the results (mobility dependence on doping density, saturation velocity, and normal electric field) were used [8]. For the calibration of the results, only gate poly work function was adjusted. Very good agreement between the experimental and the simulated results was seen on the linear, sub-threshold, and saturation regions of the device.

Subsequently, a selected number of major device parameters were extracted from the simulation results. These included the threshold voltage (Vth), saturation current (IdSat), linear current (IdLin), sub-threshold slope (Subth), maximum transconductance (Gmax), device resistance in the linear region (Rlin), and output conductance in saturation region (Gds). Accurate process recipes used for the manufacturing of the 0.25-µm NMOS were used for the simulations.

3. Results and Discussions

Figure 1 shows the main part of the two-dimensional simulated structure as produced by the process simulator. Figures 2 and 3 show the comparison of the simulation and the experimental results (Data) for the major NMOS characteristics. Selected wafer was close to the targets based on all electrical parameters measured in line. Experimental data for the linear region of the device showed some variations on different measured sites, so two measured curves (lowest and highest measured currents) were provided for this region. The simulated sub-threshold region showed very good match to the
data, too. Same level of agreement was seen on the saturation region. No optimizations were done to improve the curves in this region. The good agreement between the measured data and the simulation seen on these figures strongly supports and validates the simulation approach.

Table 1 is the summary of the main results. Device parameters and their simulated baseline values are included. The selected process steps, their baseline values and their shifts used for sensitivity analysis are shown too. The simulated change for each device parameter in response to the specified process shift is included.

Overall results indicate that the device is stable with respect to process changes, which is a desirable result. This is in fact expected from the all-Arsenic S/D and its low diffusion coefficients. But changes in poly CD (gate length) are considerable and calculated effects are presented. Effects of threshold-voltage implant (dose and energy) are included too. RTA time variation shows some effects, but it is not significant.

Results for the effects of channel length on device parameters are shown in Figures 4 and 5. These include simulated linear region characteristics, maximum transconductance (Gm), the saturation region characteristics, and the output conductance of the device for different channel lengths.

4. Conclusions

The two-dimensional simulation model is in very good agreement with experimental data. It is a valuable tool for the analysis and improvement of the 0.25-µm NMOS performance. Results indicate that the device is robust and stable with respect to a number of process changes. Poly CD change is the most dominant variable affecting the device parameters. This is an ongoing project and the model is actively being used.

References

Figure 1. The two-dimensional simulated 0.25µm NMOS.

Figure 2. Simulated vs. measured results for the linear and the subthreshold regions.

Figure 3. Simulated vs. measured results for the saturation region.
<table>
<thead>
<tr>
<th>Device Parameter Name</th>
<th>VTh, mV</th>
<th>Rlin, Ohm.mm</th>
<th>IDLin, A/mm</th>
<th>Gmax, A/V</th>
<th>IDSat, A/mm</th>
<th>Gds, A/V</th>
<th>Subth, mV/dec</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter Base Value</td>
<td>550</td>
<td>1029.9</td>
<td>9.7E-05</td>
<td>7.8E-05</td>
<td>5.5E-04</td>
<td>1.7E-02</td>
<td>86.5</td>
</tr>
</tbody>
</table>

### Table 1. Simulated device baseline parameter values and their shifts in response to process changes.

<table>
<thead>
<tr>
<th>Steps Selected for Analysis</th>
<th>Nominal Value</th>
<th>Process Shift</th>
<th>Device Parameter Shifts</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Length</td>
<td>0.25 um</td>
<td>0.05 um</td>
<td>mV Ohm A/mm A/V A/mm A/V mV/dec</td>
</tr>
<tr>
<td>Vth Implant Dose</td>
<td>7.0E12 cm-2</td>
<td>0.3E12</td>
<td>10.11 -12.0 -1.7E-05 -2.0E-05 -1.4E-04 -2.9E-03 2.74</td>
</tr>
<tr>
<td>Vth Implant Energy</td>
<td>20 kev</td>
<td>5 kev</td>
<td>-44.95 -56.3 5.6E-06 4.5E-06 3.3E-05 8.5E-04 -1.52</td>
</tr>
<tr>
<td>NLDD As Implant Dose</td>
<td>3.0E14 cm-2</td>
<td>0.5E14</td>
<td>0.81 -29.4 2.9E-06 1.5E-06 7.7E-04 4.8E-04 -0.01</td>
</tr>
<tr>
<td>NLDD As Implant Energy</td>
<td>50 kev</td>
<td>5 kev</td>
<td>-1.40 1.6 -1.5E-07 6.1E-07 3.8E-06 8.4E-05 0.01</td>
</tr>
<tr>
<td>NPLUS As Implant Dose</td>
<td>3.80E+15</td>
<td>0.3E15</td>
<td>0.05 1.1 -1.0E-07 2.5E-08 1.5E-07 5.3E-06 0.00</td>
</tr>
<tr>
<td>NPLUS As Implant Energy</td>
<td>60 kev</td>
<td>5 kev</td>
<td>-0.85 -0.1 1.2E-08 -1.7E-07 -7.7E-09 2.3E-06 -1.87</td>
</tr>
<tr>
<td>S/D RTA Anneal</td>
<td>1048 C/20 sec</td>
<td>5 sec</td>
<td>2.93 1.2 -1.1E-07 4.4E-08 6.3E-07 3.4E-05 -1.04</td>
</tr>
</tbody>
</table>

Figure 4. Simulated results for the device linear region for different channel lengths.

Figure 5. Simulated results for the device saturation region for different channel lengths.