# Non-standard geometry scaling effects in high-frequency SiGe bipolar transistors

M. Schroter<sup>1,2</sup>, S. Lehmann<sup>2</sup>, D. Celi<sup>3</sup>

<sup>1</sup>ECE Dept., University of California San Diego, La Jolla, CA, USA

<sup>2</sup>Chair for Electron Devices and Integrated Circuits, Dresden University of Technology, 01062 Dresden, Germany

<sup>3</sup>STMicroelectronics, Crolles, France

Abstract: The impact of process and geometry effects on important electrical parameters of SiGe HBTs as a function of emitter width is investigated and explained using device simulations. The goal is to provide indications and guidelines for identifying especially those effects that cause non-standard geometry scaling, in order to be able to include them in the parameter extraction for and the generation of geometry-scalable physics-based compact models. Simple extensions of the standard scaling law are suggested, which are suitable for compact modeling. Experimental results exhibiting some of the effects will be shown as demonstration.

### 1 Introduction

The continuous strive for improved transistor performance leads to an overall increase in device and technology complexity. Not only the device structure itself becomes more sophisticated but often also additional physical effects occur that were negligible or not even existing in a previous generation. All these effects need to be described with sufficient accuracy by compact models in order to employ a developed process technology for production circuit design. Minimizing overall design cost generally requires circuit optimization for achieving the often stringent electrical specifications, which applies especially to RF and high-speed circuits (e.g. [1]).

For a given process technology and circuit topology the electrical performance can usually only be optimized by varying the device layout. RF circuits in particular are very sensitive to the transistor layout used. As a consequence, "geometry scalable" compact models are necessary; i.e. models in which each parameter can be quickly and accurately calculated as a function of the layout. Presently, various approaches exist for including geometry scalable models in design kits (e.g., [2][3]). However, common to all approaches is the use of a "standard" scaling law, which reads for the generic variable X (e.g. current I, charge Q, capacitance C)

$$X = X_A A + X_P P + 4X_C. {1}$$


Here, A and P are the window area and perimeter of the relevant layer, respectively;  $X_{\mathsf{A}},~X_{\mathsf{P}},~X_{\mathsf{C}}$  represent the component value per area, per perimeter length and per corner, respectively, and are named "process specific" or just "specific" parameters. This standard scaling law has worked well for most junctions and compact model elements. For a structure with a window length  $I_{\mathsf{E}0}$  much larger than its width  $I_{\mathsf{E}0}$  (i.e. the 2D case) the corner

component is negligible, and the specific parameters  $X_{\rm A}$  and  $X_{\rm P}$  can be easily determined as shown in Fig. 1. For short structures, it was shown in [4], that the corner component can be combined with  $X_{\rm P}$ .

In recent SiGe HBT process generations though deviations from the standard scaling behavior (1) have increasingly been observed for certain characteristics such as transfer current, BE depletion capacitance, internal base sheet resistance, transit time, avalanche current. Examples for such "non-standard" scaling behavior are sketched in Fig. 1. The inability to describe the geometry dependence accurately by (1) can severely limit the geometry scaling capability of compact models and, thus, circuit optimization as well as predictive and statistical modeling.

Although it often turns out that non-standard scaling effects could be eliminated or at least significantly reduced by proper changes in the process flow, the problems are often either realized too late or considered to be too inconvenient or expensive to be fixed before qualification. In either case, the burden of making the process cost-efficiently usable for circuit design is then put on compact models. In order to provide compact models for the same layout variations that designers have been used to with a standard-scalable process, parameters now have to be extracted separately for many single-geometry transistors. This can become an extremely time consuming effort which may still not lead to the same layout flexibility and may even result in a loss of statistical modeling capability.

In this paper, a variety of process effects are investigated in terms of their impact on important electrical parameters of SiGe HBTs as a function of emitter width. First, the simulated device structures are introduced, followed by a presentation and explanation of the results. Next, the impact on compact modeling is discussed. Finally, selected experimental results are compared to simulations.



<u>Fig. 1:</u> Visualization of the geometry scaling behavior: standard scaling according to (1) (solid line) and examples for observed "non-standard" scaling behavior (dashed/dotted line). Using the argument P/A instead of, e.g., width allows to include devices of any size.

## 2 Device structures and investigated effects

For the investigations the simulator DEVICE [5] with a realistic doping profile from a SiGe production process [6] has been employed. The profile was converted to an analytical description in order to allow a flexible variation with emitter width. The nominal profile and certain physical parameters in DEVICE were calibrated based on results from literature, experimental characteristics, and DESSIS. Fig. 2 shows a comparison for the collector current (density). Similar results were obtained for other characteristics such as depletion capacitances and transit frequency. This establishes the basis for the subsequent investigations.





Fig. 3 visualizes schematically the profile variations for the investigated cases characterized by the acronyms in the l.h.s. column of Table 1, which provides a brief description. The reference structure and profile (for each width) is indicated by REF.

The doping changes investigated here can result from a variety of effects and structural conditions during fabrication. EJD, EJI, and PED [7] can be caused by certain conditions for, e.g., emitter poly thickness and grain size, or the poly-mono interface. Furthermore, an extrinsic base implant close to the emitter window can cause TED [8,9]. The doping of the selectively implanted collector (SIC) and its lateral spread underneath the window may vary with the emitter window size [10,11]. In particular, scattering of implanted doping atoms already at layers above the surface can lead to a laterally non-equidistributed SIC doping concentration (cf. lower part of Fig. 3a).

There is certainly a variety of effects impacting geometry scaling, which can be roughly subdivided into (i) purely layout dependent effects with layout *independent* process specific parameters and (ii) effects resulting from layout *dependent* specific parameters. The first case can be described by a standard-scaling law such as (1), while the second case can lead to non-standard

scaling behavior. Both cases can be further subdivided into emitter width and length dependent effects. For a systematic investigation and in order to separate the various effects, it is useful to start with the emitter width dependence by assuming sufficiently long devices ( $l_{\rm E0} >> b_{\rm E0}$ ), which are also being employed during compact model parameter extraction. As a consequence, 2D device simulations are sufficient. The investigated structures have an emitter window widths of  $b_{\rm E0}/\mu m = 0.25, 0.45, 0.65, 1.05, 1.45,$  and a unit emitter length  $l_{\rm E0} = 1 \mu m$ .



<u>Fig. 3:</u> Investigated structures and conditions: (a) contours showing the variation of the planar BE junction (EJD, EJI), the SIC extension with emitter width (CWI), and SIC doping change under the emitter due to implant scattering (CIS);

- (b) contours showing the effect of TED and edge diffusion (PED) on emitter edge and perimeter junction region:
- (c) SIC doping variation vs. emitter width (CDL, CDQ).

label	meaning	fig.
EJD	Emitter Junction depth Decrease with emitter width	За
EJI	Emitter Junction depth Increase with E width	За
TED	Transient-Enhanced-Diffusion (TED)-like effect	3b
PED	emitter Poly Edge Diffusion effect	3b
CIS	Collector Implant Scattering	За
CDL	Collector implant Doping increase: Linear with $b_{E0}$	3с
CDQ	Collector implant Doping decrease below b <sub>E0,REF</sub>	3с
CWI	Collector implant Width Increase with E width	За

<u>Table 1:</u> Quick reference guide for the various investigated cases and their labels. In this paper, results for CDQ and CWI are not displayed, but only briefly discussed in the text.

## 3 Simulation results

The parameters selected here for comparison and discussion mostly correspond to typical process control monitors. The scaling behavior of the collector current I<sub>C</sub> at low injection is shown in Fig. 4. Changes in collector doping (CDL, CDQ, CIS) and SIC width (CWI) have negligible influence here due to the high base doping concentration in SiGe HBTs. Thus a straight line very close to that of REF is obtained. PED also follows (1) but with a larger slope that indicates a higher injection due to the longer junction path at the perimeter; however, the area specific value I<sub>CA</sub> is still the same as for the reference structure, since the perimeter profile influence disappears for large widths. This also holds for TED. Here, a slightly smaller electron injection results from the decreasing BE junction depth towards the emitter edge. Be  $\overline{I_{Ae}} < I_{\rm A}$  the average transfer current injected across the edge region width  $\Delta b$  (cf. Fig. 3b), then the total current can be written as (2D case)

$$I = I_A(b - \Delta b) + \overline{I_{A\rho}} \Delta b + 2I_P, \tag{2}$$

which explains the smaller  $I_{\rm C}$  values. At large enough widths  $b > \Delta b$ , the area component  $I_A b$  always exists, with a constant edge and perimeter component. Hence, a linear dependence on b results with the same extrapolated value  $I_{\rm A}$  as REF. However, once  $b < \Delta b$  the planar junction under the window and the associated  $I_{\rm A}$  component have completely disappeared. Also,  $\overline{I_{Ae}}$  now becomes a function of b so that the total current is  $I = \overline{I_{Ae}}(b)b + 2I_P$ . Writing the equations for the above two cases in standard form and using the generic variable X = (I, Q, C) gives for the 2D case

$$\frac{X}{b} = \begin{cases}
X_A + \left[ (\overline{X}_{Ae} - X_A) \frac{\Delta b}{2} + X_P \right] \frac{2}{b} &, b > \Delta b \\
\overline{X}_{Ae}(b) + X_P \frac{2}{b} &, b \leq \Delta b
\end{cases}$$
(3)

Depending on whether  $\overline{X}_{Ae}$  is smaller or larger than  $X_{Ae}$  the slope at larger widths is smaller or larger than for REF.

The most pronounced deviation from standard scaling is observed for EJI. Here, the encroachment of the high emitter doping into a region of already significant base doping reduces the Gummel number for larger emitter widths which leads to an increase of  $I_{\rm C}$  with width. The opposite case occurs for EJD. However, the nonlinearity is (much) less pronounced since in the (optimized) reference profile the emitter and base doping are already sufficiently separated (to reduce the BE depletion capacitance) leading to a smaller change in the Gummel number.

As expected, the BE profile peculiarities are much more visible in the BE depletion capacitance as shown in Fig. 5. Except for the changes in collector doping and width, which have no influence at all on  $C_{\rm jE}$ , more or less strongly nonlinear dependences are observed. The results for EJI behave similarly as for  $I_{\rm C}$  since for larger widths the emitter junction is located at a larger base

doping. The nonlinear trend is now more pronounced for the opposite case (EJD) since  $C_{\rm jE}$  depends on (base) doping only and not on the Gummel number.

For PED, (3) can be used with  $X = C_{jE}$  and  $C_{jE,Ae} > C_{jE,A}$  due to higher doping and a larger junction path at the perimeter. Hence, the slope is larger than for REF, but can slightly decrease towards narrow widths. The area specific value  $C_{jE,A}$  is the same as for REF.

Eq. (3) also applies to  $C_{jE}$  in case of TED. For SiGe HBT processes, the base doping towards the surface under the spacer is very small, so that the associated perimeter capacitance  $C_{jE,P}$  is fairly small and  $C_{jE,Ae}-C_{jE,A}<0$ , leading even to a negative slope towards smaller structures as can be observed in Fig. 5. For sufficiently small widths, when the area related portion has disappeared, the ratio of the still constant perimeter portion to the now width dependent edge portion increases since the retracting junction depth is located at lower base doping concentrations. Thus, the slope decreases.




Fig. 4: Scaling behavior of the collector current. EJD, EJI, CWI, CDL, CDQ are identical at reference width.




Fig. 5: Scaling behavior of the zero-bias BE depletion capacitance. EJD, EJI, CWI, CDL, CDQ are identical at reference width. Changes in the collector have no impact.

The scaling behavior of the zero-bias BC depletion capacitance depends on changes in the collector doping (CDL, CDQ, CIS) and lateral SIC extension (CWI). For the 2D case, the total capacitance is given by


$$C_{iC} = C_{iCi,A}(b_{E0} + b_{SIC}) + 2C_{iCx,A}b_{BCx}$$
 (4)

For CIS, deviations from REF are expected, but are despite significant doping variation - fairly small as shown in Fig. 6. Since the result is still a straight line, the doping variation cannot be detected in practice (i.e. without knowing the reference line). In contrast, a nonlinear dependence is observed for CDL, clearly indicating a doping change with emitter width. Note, that CWI does not differ significantly from REF, which also holds for CDQ for  $b_{E0} > b_{E0,ref}$ . Hence, they have been omitted in Fig. 6.

Constant specific parameters  $C_{\rm jCi,A}$  and  $C_{\rm jCx,A}$  could also be determined from the standard scaling form

$$\frac{C_{jC}}{b_{E\theta} + b_{SIC}} = C_{jCi,A} + 2C_{jCx,A} \frac{b_{BCx}}{b_{E\theta} + b_{SIC}}.$$
 (5)

In practice, the problem here is to determine  $b_{SIC}$  properly. If  $C_{jCx,A}$  is extracted from a large area test structure, then  $b_{SIC}$  and  $C_{jCi,A}$  can be determined from (4) and be used later for calculating scalable model parameters. (Note, that the total BC junction width is known.)




<u>Fig. 6:</u> Scaling behavior of the zero-bias BC depletion capacitance. EJD, EJI, TED and PED have no impact.

The scaling behavior of the zero-bias base resistance of a tetrode structure [12,13] is shown in Fig. 7. The width dependence is given by

$$R_{B0} = r_{SBi0}b_{E0} + 2(r_{Ss}b_s + R_x).$$
(6)

Here,  $r_{\rm SBi0}$  is the zero-bias internal base sheet resistance,  $r_{\rm SS}$  is the spacer (or base link) sheet resistance,  $b_{\rm S}$  is the spacer width, and  $R_{\rm X}$  contains the remaining contributions of the external base. Plotting  $R_{\rm B0}$  vs.  $b_{\rm E0}$  permits to extract  $r_{\rm SBi0}$  from the slope and  $r_{\rm SS}$  from the intercept, since  $R_{\rm X}$  can be determined from separate test structures. According to Fig. 7, the most visible deviation from a straight-line occurs for EJI: the slope (i.e.  $r_{\rm SBi0}$ ) increases towards larger widths since the emitter junction depth penetrates the higher doped region. In the opposite case (EJD) the deviation appears much smaller since higher values of  $r_{\rm SBi0}$  now occur for narrow widths, where  $r_{\rm SBi0}$  does not have much influence. Due to the high base doping concentration in SiGe HBTs variations in collector doping have negligible influ-

ence on  $R_{\rm B0}$ .



<u>Fig. 7:</u> Scaling behavior of the zero-bias base resistance obtained from a tetrode structure [13] (2D simulation,  $I_{E0}$ =1 $\mu$ m).

Geometry scaling of the low-injection minority charge  $Q_{f0}$  can be described by the sum of an (internal) area and a perimeter related component:

$$Q_{f0} = Q_{f0i} + Q_{f0p} = Q_{f0A}A_{E0} + Q_{f0P}P_{E0}.$$
 (7)

The area specific and perimeter length specific component are given by

$$Q_{f0A} = \tau_{f0i} I_{CA}$$
 and  $Q_{f0P} = \tau_{f0p} I_{CP}$ , (8)

with  $\tau_{f0i}$  and  $\tau_{f0p}$  as bottom and perimeter related storage time, which are the parameters to be extracted for a compact model. Writing (7) in the usual way results in the standard form

$$\frac{Q_{f0}}{A_{F0}} = Q_{f0A} + Q_{f0P} \frac{P_{E0}}{A_{F0}}.$$
 (9)

with the general relation

$$Q_{f0}(b_{E0}) = \tau_{f0}(b_{E0})I_C(b_{E0}). \tag{10}$$

 $\tau_{\text{f0}}$  is the low-current transit time and can be determined from the transit frequency.

As shown in Fig. 8, the expected straight line is obtained for REF. Standard scaling behavior is also observed for variations in collector profile (CDL, CIS). Notice, that the variation of the charge with width (or  $P_{\rm E0}/A_{\rm E0}$ ) consists of the contribution from the specific collector current component and from the storage time components.

For PED a straight line is obtained (with the same y-axis intercept  $Q_{\rm f0A}$  as for REF), not allowing to detect the profile change but making it at least easy to model. The larger slope than REF results from a larger perimeter charge. The opposite is the case for TED, where the perimeter charge is smaller than in REF. Its relative contribution towards narrow widths increases and leads to a compensation of the negative slope.

For EJI and EJD, the change of the BE junction depth with width leads to a change of both the specific current components and storage time under the emitter and at the perimeter. Regional analysis shows that base and emitter storage time component changes al-

most compensate each other with junction depth variation.




Fig. 8: Scaling behavior of the low-injection minority charge.

#### 4 Discussion

According to the results, the geometry dependence of certain electrical parameters still follows the standard scaling form (1) even though the doping profile varies with width. Therefore, those parameters do not allow to electrically detect such profile changes. They only lead to a different set of specific parameters by using the standard scaling law. However, by looking at several parameters simultaneously (e.g. I<sub>C</sub>, C<sub>iE0</sub>, C<sub>iC0</sub>, r<sub>SBi0</sub>, BV-<sub>CEO</sub>,  $Q_{f0}$  (or peak  $f_T$ )) it is possible to detect a profile change if at least one of those parameters deviates from standard scaling. For instance, the depletion capacitances are significantly more sensitive to the corresponding doping changes than  $I_{\rm C}$  or  $r_{\rm SBi0}$ . The data and associated trends of X(b) provided in this work can serve as a guideline for identifying the specific type of profile change with width.


For doping changes that lead to a nonlinear behavior of an electrical parameter the scaling equation has to be the extended. A simple approach is to write

$$\frac{X}{A} = \frac{X_w}{(2/b)} + X_A + X_P \frac{2}{b} + X_n \left(\frac{2}{b}\right)^2, \quad l >> b.$$
 (11)

 $X_{\rm w}$  and  $X_{\rm n}$  are additional (fitting) parameters, that represent a deviation from the standard scaling (i.e. the two middle terms) for wide (index "w") and narrow (index "n") devices. Usually only one of the additional parameters has to be determined. In order to be able both to fit the parameters sufficiently accurate and to distinguish a doping change related trend from variations due to measurement uncertainty, a sufficient number of different widths needs to be measured in any way. The results obtained by applying (11) to the  $C_{\rm jE0}$  data of devices with larger variations are shown as solid lines in Fig. 9 along with the parameter values. Excellent agreement is obtained in all cases using just the  $X_{\rm w}$  parameter

The drawback of the proposed extension though is that (11) has to be applied to every specific parameter that is affected by the same width dependent profile change. A more efficient and physics-based approach would be to apply (11) only to those technology param-

eters (TPs), such as base or collector doping, that are also used for predictive and statistical modeling (cf. [14]). This way, all specific parameters related to the particular TP would automatically become width dependent if the proper relations have been established as described in e.g. [14]. This approach requires though an identification of the affected TPs from the observed scaling behavior.



<u>Fig. 9:</u> Application of the non-standard scaling equation (11) to selected examples: comparison between data (symbols) and analytical scaling equation (lines).


## 5 Experimental results

An example encountered for measured transistors was the observed decrease of the avalanche current  $I_{\rm aval}$  (and multiplication factor M) associated with a decrease of peak  $f_{\rm T}$  along with the critical current density characterizing the  $f_{\rm T}$  drop with larger emitter widths. Such behavior is not compatible with standard scaling. In contrast, the associated  $C_{\rm jC0}$  data still follow the standard scaling, so that this parameter cannot be used for detecting the cause of the behavior.


Figs. 10 and 11 show the measured data along with selected simulated cases. As it turns from evaluating the geometry dependence of the complete set of simulated parameters, only for CIS the trends of measured and simulated data agree, strongly pointing towards a collector doping change with width. The difference in absolute values of peak  $f_{\rm T}$  between measured and CIS data in Fig. 10 results from the lack of accurate information on the width dependence of the collector doping profile. The multiplication factor of CIS in Fig. 11 significantly decreases with width in a similar way as the measured data, while REF only shows a very small width dependence like most other cases. For CDL, the width dependence is also significant, but goes in the opposite direction. Due to the smaller (per area) edge and perimeter current contribution  $\overline{I_{Ae}}$ , a similar behavior is observed for TED but with a smaller dependence.

More detailed investigations using process simulations [11] provided strong evidence that there is indeed a change in the collector doping similar to that modeled in CIS. Scattering of the collector implant atoms causes for wider widths the collector doping to decrease under the emitter and to increase toward the perimeter, which leads to the observed  $f_{\rm T}$  drop and geometry dependence of  $BV_{\rm CFO}$ .

How can this effect be taken into account in a scalable compact model such as HICUM [15]? Since  $C_{\rm jC0}$  data follow the standard scaling, the corresponding extracted parameter  $C_{\rm jCi0,A}$ , which enters both  $f_{\rm T}$  and  $I_{\rm aval}$ , remains width independent. Hence, it cannot be used to describe the observed behavior. The physical reason for the latter is a laterally inhomogeneous BC spacecharge width and electric field, which lead to width dependent specific parameters  $\tau_0$  and  $\overline{q}_{\rm AVL}$ . In other words, the (effective) emitter width or area for the minority charge and avalanche current is not the same as for the transfer current. Therefore,  $\tau_0$  and  $\overline{q}_{\rm AVL}$  need to be modeled using, e.g., (11).



<u>Fig. 10:</u> Scaling behavior of peak transit frequency at VBC=0V: comparison between measured and simulated results.



<u>Fig. 11:</u> Multiplication factor M vs. voltage  $V_{CE}$  for different emitter widths  $b_{E0}$ : comparison between measured and simulated results.  $b_{E0}/\mu m = (0.25, 0.45, 0.65, 1.05, 1.45)$ .

#### **6 Conclusions**

Based on extensive use of device simulation, the impact of process related geometry effects on important electrical parameters of SiGe HBTs as a function of emitter width has been investigated and explained. It was shown that width dependent doping profile changes can still lead to standard scaling behavior in certain electrical parameters and, hence, cannot be detected by observing those parameters only. However, within a more complete set of electrical parameters usually one

or more can be found with non-standard scaling behavior. Thus, the combined observation of such a set of electrical parameters often allows to identify the type of profile change. This information can then be used to develop a physics-based description of the associated geometry dependent model parameters in order to be able to still generate geometry scalable compact models. A simple generic extension of the standard scaling law has been suggested that is suitable for compact modeling.

Finally, the simulated characteristics have been compared to experimental results exhibiting non-standard scaling. For the process under consideration, similar trends were obtained confirming the assumption about a SIC profile change.

It is certainly possible that a superposition of different structural changes can lead to compensations and difficulties in their separate detection from electrical characteristics. More investigations are required here, as also for the impact of changes in actual vs. drawn width and 3D effects in small devices.

**Acknowledgments**: The authors MS and SL would like to thank STMicroelectronics and the German Research Foundation (DFG) for financial support.

#### References

- [1] H.-M. Rein, M. Möller, "Design considerations for very-high-speed Si-bipolar ICs operating up to 50Gb/s", IEEE J. Solid-State Circuits, Vol.31, pp. 1076-1090, 1996.
- [2] K. Walter et al., "A scaleable, statistical SPICE Gummel-Poon model for SiGe-HBTs", Proc. BCTM, pp. 32-35, 1997.
- [3] M. Schroter, H.-M. Rein, W. Rabe, R. Reimann, H.-J. Wassener, A. Koldehoff, "Physics- and process-based bipolar transistor modeling for integrated circuit design", IEEE Journal of Solid-State Circuits, Vol. 34, pp. 1136-1149, 1999. See also: TRADICA User's Guide and www.xmodtech.com
- [4] M. Schroter, D.J. Walkey, "Physical modeling of lateral scaling in bipolar transistors", IEEE J. Solid-State Circuits, Vol. 31, pp. 1484-1491, 1996 and Vol. 33, p. 171, 1998.
- [5] M. Schroter, "Transient and small-signal high-frequency simulation of numerical device models embedded in an external circuit", COMPEL, Vol. 10, No. 4, pp. 377-378, 1991.
- [6] H. Baudry et al, "BiCMOS7RF: a highly-manufacturable 0.25im BiCMOS RF-applications-dedicated technology using non selective SiGe:C epitaxy", in Proc. BCTM, 2003, pp. 207-210.
- [7] M. Kondo, H. Shimamoto, k. Washio, "Variation in emitter diffusion depth by TiSi2 formation on poly-silicon emitters of Si bipolar transistors", IEEE Trans. Electron Dev. Vol. 48, No.9, pp. 2108-2116, 2001.
- [8] P. Stolk, H.-J. Grossmann, D. Eaglesham, D. Jacobson, C. Rafferty, G. Gilmer, M. Jaraiz, J. Poate, H. Luftmann, T. Haynes, "Physical mechanisms of transient-enhanced dopant diffusion in ion-implanted silicon", J. Appl. Phys., Vol. 81, pp. 6031-6050, 1997.
- [9] M. Hashim, R. Lever, P. Ashburn, "2D simulation of the effect of transientenhanced boron diffusion from base of silicon germanium HBT due to an extrinsic base implant", Solid-State Electronics, Vol. 43, pp. 131-140, 1999.
- [10] A. Stricker, B. Voegeli, N. Feilchenfeld, B. Rainey, M. Gautsch, "improved vertical PNP collector-base breakdown using 2D Monte-Carlo TCAD simulations", Proc. BCTM, pp. 66-69, 2005.
- [11] N. Derrier, T. Schwartzmann, Internal report, ST Crolles, 2007.
- [12] H.-M. Rein, M. Schroter, "Experimental determination of the internal base sheet resistance of bipolar transistors under forward-bias conditions", Solid-State Electron., Vol. 34, pp. 301-308, 1991.
- [13] M. Schroter, S. Lehmann, "The rectangular bipolar transistor tetrode structure and its application", ICMTS, Tokyo, March 2007.
- [14] M Schroter, H. Wittkopf, W. Kraus, "Statistical modeling of bipolar transistors", Proc. Bipolar Circuits and Technology Meeting (BCTM), Santa Barbara (CA), pp. 54-61, 2005.
- [15] M. Schroter, "High-frequency circuit design oriented compact bipolar transistor modeling with HICUM", (inv. paper), IEICE Transactions on Electronics, Special Issue on Analog Circuit and Device Technologies, Vol. E88-C, No. 6, pp. 1098-1113, 2005. See also: A. Chakravorty and M. Schroter: HICUM manual at http://www.iee.et.tu-dresden.de/iee/eb.