

THE INITIAL REVERSE-BIAS INJECTING P+-N JUNCTION MODE IN P+-N- P+- STRUCTURES WITH PUNCHTHROUGH

I. Mats

Select Techno-Fix Ltd

361 Harewood Blvd, Newmarket, ON, L3Y 6S5, Canada, ilja_mats@rogers.com

ABSTRACT

P+NP+ (N+PN+) – structures with the punchthrough (PT) effect and their modifications are used widely in different semiconductors' devices. All of them can split into two groups of the operating mode: 1. schemas with the floating base (FB); and 2. structures with the short-cut (SC) of the emitter-base p-n-junction.

We described behavior of P+NP+ (N+PN+) - structures with the initial reverse-bias injecting P+-N junction with the current punchthrough process; provided calculation drop voltages and volt – ampere (current) characteristics.

Keywords: Design, Devices, Current, Nanostructures, Punch-off, Punchthrough, Reachthrough, Voltage

1 INTRODUCTION

We describe behavior of P+NP+ (N+PN+) - structures with the initial reverse-bias injecting P+-N - junction and the punchthrough (PT) mode. The punchthrough, reachthrough, and punch-off processes are used widely in different semiconductors' devices: MOS- and JFETs, BJTs, Photo devices, CCD, memory cells, ESD, protection and stabilitrans (Zener diodes), different detectors and sensors.

All of them could be split into two groups of the operating modes: 1. schemas with the floating base (FB) and 2. structures with the short-cut (SC) of emitter-base p-n-junction. A development of the PT effect and its integration in conventional components of ICs requires the analyzing of sandwich structures with the initial RB emitter-base junction and the PT mode.

Devices with the short-cut emitter-base were researched in classical article [1]. The FB mode and its interconnection with the short-cut scheme were described in articles [2, 3].

2 CALCULATIONS OF DROP VOLTAGES

The transistor structure with the initial RB emitter and the conventional bias between collector-emitter is represented conventional bias between collector-emitter is represented on the Fig.1

In according to [4] a balance in P+NP+ transistor is




Fig. 1 Sandwich P+NP+ - structure in the schema with the initial reverse-bias emitter

established when:

jgc – generation component of the collector current and jre – recombination component of the emitter current are equalized.

The through current – Iceo in this structure with the FB is:

$$I_{ceo} = j_{gc} \cdot S_c = j_{re} \cdot S_e, \quad (1)$$

where: Sc, Se – collector and emitter squares, respectively.

In our case, $N_e \gg N_b \ll N_c$, where Nb, Nc, Ne – concentrations of doping purities in the base, both collector and emitter.

The dropping voltages on the P+N junctions are [4]:

$$(\phi_{cc} + U_c)(\exp(-U_c/2\phi_t) - 1)^2 = (S_e/S_c \cdot \tau_{oc}/\tau_{oe})(\phi_{ce} - U_e)(\exp(U_e/2\phi_t) - 1)^2 = Aabr(\phi_{ce} - U_e)(\exp(U_e/2\phi_t) - 1)^2, \quad (2)$$

where: Aabr – the coefficient, which accounts design-technological parameters in the rate of noted quantities of abrupt P+N - junctions;

Sc, Se – squares collector and emitter P+N-junctions;

Uc, Ue – drop of voltages on collector and emitter P+N-junctions;

τ_{oc} , τ_{oe} - the effective time of the life of carriers in space charge regions (SCR)s collector and emitter P+N-junctions;

ϕ_{cc} , ϕ_{ce} – contact potential difference for collector and emitter P+N-junctions;

ϕ_t – temperature potential.

The voltage –Uceo, which applied between collector and emitter terminals, is equal to a sum of drops' voltages on P+N-junctions:

$$U_{ceo} = U_c + U_e \quad (3)$$

A width of the neutral base – W_n becomes zero by the punchthrough voltage – $U_{ce,pt}$:

$$W_n = W - (dc + de), \quad (4)$$

where: dc , de – sizes of SCRs collector and emitter P+N-junctions placed in N – base;
 W – the metallurgical base width.
For abrupt P+N junctions are:

$$de = [2\epsilon\epsilon_0(\phi_{ce} - U_e)/qN_D]^{1/2} \quad (5)$$

$$dc = [2\epsilon\epsilon_0(\phi_{cc} + U_c)/qN_D]^{1/2}, \quad (6)$$

where: N_D – the concentration of the donor purity in the base region;
 q – electron charge;
 ϵ_0 , ϵ – the permittivity of vacuum and relative permittivity of the semiconductor, respectively.

The consistent solution of equations (2-4) with using expressions (5, 6) allows the determent of the magnitude of the $U_{ce,pt}$ and the distribution of the full applied voltage between collector and emitter P+N-junctions at prescribed bases' widths.

The punchthrough voltage for the SC schema – $U_{ce,pt}$ can be determined from [5]:

$$U_{ce,pt} = q N_D W^2 / 2\epsilon\epsilon_0 - W (2q N_D \phi_{ce} / \epsilon\epsilon_0)^{1/2} \quad (7)$$

The equation (2) transformed to the next identity for the RB schema:

$$(\phi_{cc} + U'_c)(\exp(-U'_c/2\phi_t) - 1)^2 = Aabr(\phi_{ce} - U'_e + U_{er})(\exp((U'_e - U_{er})/2\phi_t) - 1)^2, \quad (8)$$

where: U'_c , U'_e – drops of voltages on collector and emitter P+N-junctions in the RB schema;
 U_{er} – the initial reverse-bias voltage on the emitter P+N-junction

The full applied voltage – U'_{ce} is equal to the sum of voltages on the P+N – junctions:

$$U'_{ce} = U'_c + U'_e + U_{er} \quad (9)$$

There are two conditions in the structure for the PT effect:

$$\begin{cases} W_n = W (dc + de) = 0 \\ U_{er} - U'_e \leq 0 \end{cases} \quad (10), (11)$$

In this case the base N- layer would be completely depleted with mobile carriers. The height of the potential barrier of the emitter P+N - became lower and started the injection holes through the depleted base into the collector. Equations (5, 6) are changed with new voltages ($U'_e - U_{er}$) and U'_c :

$$d'e = [2\epsilon\epsilon_0(\phi_{ce} - U'_e + U_{er})/qN_D]^{1/2} \quad (12)$$

$$d'c = [2\epsilon\epsilon_0(\phi_{cc} + U'_c)/qN_D]^{1/2} \quad (13)$$

The consistent solution of equations (8-13) by the condition in the Eq. (11) $U_{er} - U'_e = 0$ determines the punchthrough voltage for the RB schema – $U'_{ce,pt}$.

For the calculation: $Se = Sc$; the effective time of life carriers in SCRs the collector and the emitter P+N-junctions are the same; the collector and the emitter have the uniformed meaning of the contact potential difference. The difference between voltages – ΔU_{pt} in the SC and the RB schema over the range of the concentration base layer $10 \cdot 14 \leq N_D \leq 10 \cdot 17$ (cm⁻³) practically does not depend on the concentration and the width of the medium layer and close to twice reverse-bias voltage of the emitter P+N – junction, namely:

$$\Delta U_{pt} = U'_{ce,pt} - U_{ce,pt} \approx 2U_{er} \quad (14)$$

Calculated parameters were verified by experimental measurements [6], which are shown on the Fig. 2.




Fig.2 The change of the punchthrough voltage (ΔU_{pt}) in the transistor structure is displayed against increasing of the reverse voltage on the emitter P+N – junction

3 VOLT – AMPERE CHARACTERISTICS

We need to determine volt-ampere (current) characteristics (VAC, VCC) for devices, based on the PT effect with the tuning PT voltages by the change of the rate of initial RB voltages.

The analysis is based on the assumption that currents' densities are so small that the mobile charge in the medium layer is less than concentration of the donor's purity and, therefore, a mobile charge can be disregarded.

The distribution of voltages in the P+NP+ - transistor structure with the reverse-bias emitter P+N- junction - I is represented on Fig.3. The drop voltage on the collector junction – U'_c is less then the voltage- $U'_{ce,pt}$ for RB schema:

$$I. U(x) = (\phi_{ce} - U'_e + U_{er}) \{1 - [(x - d'e)/d'e]^2\} \quad (15)$$

When the SCRs both of junctions touch each other (like the punch-off mode in two gates JFETs) it




Fig. 3 The distribution (I) of the voltages in the P+NP+ - transistor structure with the reverse-bias emitter P+N- junction – $(\phi_{ce} - U'e + U_{er}) - 1$ by voltage on collector P+N-junction – $(U'c) - 2$ is less than the punchthrough voltage – $U'ce.pt$ is shown

starts two processes: 1. deformation of space-charge regions of periphery parts of both junctions; 2. penetration of the collector the space-charge region under bottom emitter body – Fig. 4

Fig.5 shows the distribution - II of voltages in the structure with the SC emitter P+N- junction by applied voltage - U_{ce} is equal to the PT voltage – $U_{ce.pt}$:

$$II. U(x) = (\phi_{ce}) \{1 - [(x - deo)/deo]^2\}, \quad (16)$$




Fig. 4 The behavior of space-charge regions of the collector and emitter P+N – junctions:

1. Punch-off mode;
2. Deformation and penetration of SCRs (voltage – $U'ce$ level less than $U'ce.pt$);
3. $U'ce = U'ce.pt$

where: deo – width of SCR of the emitter P+N – junction by the condition of zero voltage;
 x varies from zero to W .

The distribution of voltages (III) represents the case (Fig.5) of the RB schema and the condition of the voltage – $U'ce$ is equal to the voltage – $U'ce.pt$:

$$III. U(x) = (\phi_{ce} - U'e + U_{er}) \{ - [(x - d'e)/d'e]^2 - 2U_{er}x/W \} \quad (17)$$

The member – $2U_{er}x/W$ calculates an additional electrical field, applied to the structure. The distribution is performed by the solution system of Eq. (10, 11). The

emitter junction is biased positively ($U_{er} - U'e < 0$) and the width of neutral base is equal to zero. The voltage collector-emitter – $U'ce$ is equal to the PT voltage – $U'ce.pt$.

By increasing the voltage $U'ce$ over $U'ce.pt$ in the structure, distribution is in executed mode, which is described by the next relationship – the distribution – IV (Fig.5):

$$IV. U(x) = (\phi_{ce} - U'e + U_{er}) \{ 1 - [(x - d'e)/d'e]^2 \} - 2U_{er}x/W - \Delta U'ce x/W \quad (18)$$

An increment in the voltage – $\Delta U'ce$ reduces the height of the potential barrier of the emitter P+N-junction.

The PT current density – $j_{ce.pt}$ in the P+NP+ - structure is described in the next Equation [1]:

$$j_{ce.pt} = j_0 \exp \{ \phi_t - 1 [deo/W \Delta U_{ce} - deo^2/4W^2 (\Delta U_{ce})^2 / \phi_{ce}] \}, \quad (19)$$

$$j_0 = q D p n_i^2 / 2 \sqrt{\pi} L_D N_D [1 - \exp(-U_{ce}/\phi_t)], \quad (20)$$

where: D_p – the coefficient hole diffusion, $D_p = \phi_t \mu_p$;

μ_p – holes mobility in N-base region;

L_D – Debay length for holes in base,

$L_D = [(\phi_t \epsilon \epsilon_0) (2g N_D)^{-1}]^{1/2}$;

n_i – intrinsic semiconductor conduction;

ΔU_{ce} – increment in the voltage, $\Delta U_{ce} = |U_{ce}| - U_{ce.pt}$




Fig.5 1. The distribution - II of voltages in the base of the P+NP+ - structure with the SC schema by U_{ce} is equal to the punch-through voltage – $U_{ce.pt}$.

2. The distribution - III represents the RB schema and the condition: voltage – $U'ce =$ the voltage – $U'ce.pt$.

3. The distribution - IV describes the process of the increasing voltage $U'ce$ over $U'ce.pt$ in the structure.

The transport of holes from the emitter into the collector is determined by two components: diffusion and drift. By $x = deo$ electrical field is equal to zero and the through current is diffusion one. The electrical field has a maximum magnitude on the collector P+N – junction and, therefore, by $x = W$ drift component will be dominating:

$$j_{ce.pt} = \mu_p q p E_{max}, \quad (21)$$

where: p – concentration of holes by $x = W$;
 E_{max} – the maximum electrical field by $x = W - dj$,
 $E_{max} = U_c/(W-dj) + \Delta U_{ce}/W$;
 dj – the width of the emitter SCR in the punch-through mode an increment in the voltage - ΔU_{ce}

$$j_o \cdot \exp [\varphi t - 1 (de_o/W \cdot \Delta U_{ce} - de_o^2/4W^2 \cdot (\Delta U_{ce})^2 / \varphi ce)] = \mu_p q p E, \text{ or} \quad (22)$$

$$p = \frac{j_o \cdot \exp [\varphi t - 1 (de_o/W \cdot \Delta U_{ce} - de_o^2/4W^2 \cdot (\Delta U_{ce})^2 / \varphi ce)] \cdot (W - dj)}{\mu_p q [U_{ce.pt} + \Delta U_{ce}(1 - dj/W)]} \quad (23)$$

The additional electrical field is applied in the PT mode with the initial RB schema. The current density $-j'_{ce.pt}$ in P+NP+ - transistor structure with the RB in the PT mode, based on Eq.(19,23) is described, as:

$$j'_{ce.pt} = q D p n i 2 / 2 \sqrt{\pi} L_D N_D \cdot [1 - \exp(-(U_{ce.pt} + 2U_{er})/\varphi t)] \cdot [1 + 2U_{er}(1 - dj/W) / (U_{ce.pt} + \Delta U'_{ce}(1 - dj/W))] \cdot \exp \{ \varphi t - 1 [(de_o/W \cdot \Delta U'_{ce} - de_o^2/4W^2 \cdot (\Delta U'_{ce})^2 / (\varphi ce + U_{er} - U'_{e}))] \}, \quad (24)$$

where: $U'_{ce} = U_{ce.pt} + 2U_{er} + \Delta U'_{ce}$, or $\Delta U'_{ce} = |U'_{ce}| - U'_{ce.pt}$

The comparison of the two Eq. (19) and (24) is shown that last one has excess on the value -

$$1 + \frac{2U_{er} \cdot (1 - dj/W)}{U_{ce.pt} + \Delta U_{ce}(1 - dj/W)} \quad (25)$$

and, therefore, the through current in the structure will be higher in the RB mode by the same magnitude of bias voltage - ΔU_{ce} .

4 EXPERIMENTAL RESULTS

The slopes of VACs are determined by the factor (25). In the beginning PT process the fraction in the Eq. (25) has the maximum influence on the VAC. When on the VACs appear an indication of the start of saturation (current limited of space-charge region) value of the fraction becomes lower and VACs converge to each other Fig.6 shows the experimental VACs P+NP+ -structures in the schema with the RB emitter P+N- junction

The Eq. (8-13) and Eq. (24) define drop voltage on the collector and emitter P+N junctions; VACs for the schema with the initial RB in the PT mode.

5 CONCLUSION

At the beginning we started studying the punchthrough effect to provide reliable protection for wideband, low flicker- and HF- noise in precision measuring equipment, for sample [6]. The combination of different behaviors




Fig.6 The experimental VACs P+NP+ -structures in the scheme with RB emitter P+N- junctions for the lateral P+NP+ structure with n - substrate ($N_D = 3 \cdot 10^{14} \text{ cm}^{-3}$, $\rho = 25 \text{ Ohm.cm}$).

1. $U_{er} = 0$; 2. $U_{er} = -0.5 \text{ V}$; 3. $U_{er} = -1 \text{ V}$; 4. $U_{er} = -1.5 \text{ V}$

established the PT, reach-through and punch-off modes for design of perspective devices. The name “The bipolar transistor with field operating in punchthrough mode” sounds strange today, but “Punch-through MOSFET - transistor” [7] is a reality.

REFERENCES

- [1] J. Lohstroh, J. Koomen, A. Van Zanten, R. Salters, Punch – through current in P+NP+ and N+PN+ - sandwich structures, Solid – State Electronics, 1981, September, V.24, N 9, pp.805 – 820
- [2] I. Mats, Calculation of volt-ampere characteristics of transistor with the floating base in the mode of punch-through p-n junctions, Radiotekhnika and Elektronika, 1990, Fascicle.18, pp.131-135, Minsk, Belarus (in Russian).
- [3] I. Mats, Interrelation punch-through voltages in the schemas with the floating base and the shorted emitter p-n junction, Questions aviation science and engineering. Series: Technology of aviation instrument and aggregate industry, 1989, F3, pp.50-55 (in Russian).
- [4] E. Matson, Calculation VACs transistors with floating base, Radiotekhnika and Elektronika, 1987, V. 32, N3, pp. 663–665 (in Russian).
- [5] J. Chu, G. Persky, S. Sze, Thermionic injection and space – charge – limited current in reach-through P+-N-P+ structures, J. of Applied Physics, 1972, V.43, No 8, pp. 3510-3515.
- [6] I. Mats, E. Matson, I. Nichiporovich, “The JFET with the protection”, U.S.S.R. Patent 1463081, March 23, 1989.
- [7] B. H. Floyd, F.-I. Hsieh, M.F. Chang, “Punch-through field effect transistor”, the U.S.A, Patent 5592005, January 7, 1997