R3, an Accurate JFET and 3-Terminal Diffused Resistor Model

Colin C. McAndrew

Motorola, Tempe, AZ, Colin.McAndrew@motorola.com

ABSTRACT

This paper presents an improved compact model for diffused resistors and JFETs, valid over geometry, bias, and temperature. The model includes a physically based junction depletion model, a new and accurate velocity saturation model derived from data, and self-heating, which is important for low sheet resistance devices.

Keywords: JFET, diffused resistor, SPICE model, compact model, velocity saturation.

1 INTRODUCTION

As we all know from introductory classes in physics and engineering, Ohm’s law tells us that \( V = IR \) for a resistor. So for IC simulation and design we can take that as given, and concentrate on modeling “real” devices like MOSFETs and BJTs, right? Wrong!

Real resistors do not have linear \( I(V) \) characteristics, but deviate from this because of depletion pinching (for diffused resistors, which are JFETs), velocity saturation, self-heating, and Schottky effects and self-heating at contacts. For example, the effective mobility degradation with bias due to self-heating is [1]

\[
\frac{R}{R_0} = \mu_{\text{red}} = 1 + R_{THA} T_{CH} \left( \frac{V}{L} \right)^2
\]

where \( R_{THA} \) is the thermal resistance per unit area, and the other terms have their usual meaning. Self-heating is thus important for short resistors in low sheet resistance layers.

The details of resistor nonlinearities can be important for whether a circuit meets or fails specifications, especially where harmonic distortion is a key performance metric, and this depends on the linearity (or otherwise) of resistors. So accurate modeling of the nonlinear \( I(V) \) characteristics is critical for some analog and mixed-signal applications.

This paper presents a physically-based compact model for diffused resistors and JFETs. The standard SPICE JFET model does not model depletion pinching accurately, and does not include velocity saturation or self-heating. A significantly improved model was presented in [2]; however, this model does not include self-heating, has only a simple velocity saturation model that does not accurately represent measured data, and has only an empirical approach for pinch-off voltage calculation.

This paper presents a diffused resistor and JFET model based on [2] that is significantly more accurate as it overcomes the deficiencies listed above. It also simplifies the basic depletion pinching formulation of [2], yet retains the same accuracy over geometry. The two section resistance model and 1/6:2/3:1/6 capacitance partitioning of [2] has proved accurate to date, so the formulation presented here is for a single section DC model and assumes implementation is a sectional model like [2].

2 DEPLETION MODEL

Fig. 1 shows a cross section of a diffused resistor.

![Diffused Resistor Cross Section](image)

The analysis of [2] gives a resistor current in the presence of depletion pinching, but not velocity saturation, as

\[
I = \frac{q \mu_0 N x_0 W}{L} \left( 1 - a \sqrt{\psi_a + V} \right) \left( 1 - b W \sqrt{\psi_p + V} \right) V_{ds}
\]

where \( W \) and \( L \) are the effective width and length, \( N \) and \( x_0 \) are the doping and depth of the resistor body, \( \psi_a \) and \( \psi_p \) are the built-in potentials of the bottom (area) and sidewall (perimeter) junctions, and \( a \) and \( b \) are depletion width factors for the bottom and side-wall, and the average body to tub (gate) bias is \( V = 0.5(V_{ds} + V_s) \). For resistors commonly used in IC processes the bias dependence of the last two terms in (2) is relatively small, and \( \psi_a \approx \psi_p \), so expanding the product of the depletion pinching terms in (2) and dropping small terms gives a good approximation

\[
I_{depl} = G_F \left( 1 - D_F \sqrt{P + V} \right) V_{ds}
\]

where \( D_F = D_a + D_p W \) is an effective depletion factor, \( P = 0.5(\psi_a + \psi_p) \), and the effective conductance factor is \( G_F = 1/(R_0(1 - D\sqrt{P})) \) where \( R_0 \) is the zero bias resistance.
Fig. 2  $I_d(V_{ds}, V_{sg})$ for a wide, long resistor.

Fig. 3  $G(V_{ds}, V_{sg})$ for a wide, long resistor.

Fig. 4  Normalized $I(V)$ data with velocity saturation.

3 VELOCITY SATURATION

Besides modeling the depletion pinching effect, accurate modeling of the nonlinearity of highly linear resistors requires accurate modeling of velocity saturation. Velocity saturation is thought of as only being important to model short devices. However, its effect on nonlinearity is important even for “long” devices.

$D_F = D_{Fe} + D_{FW}/W + D_{FL}/L + D_{FWL}/WL$  \hspace{1cm} (4)

and by use of a selector the geometries used to calculate the depletion factor can be either design dimensions or effective electrical dimensions. The latter can be more accurate, but the former can be simpler to characterize. The effective width models used are those of [3].
The current in the improved model is

\[ I_{ds} = I_{depl} / \mu_{red} \]  

(10)

where \( I_{depl} \) is from (2) and \( \mu_{red} \) is from (8).

4 SATURATION VOLTAGE

The drain end of a resistor pinches off when the mobile carrier density there is zero, i.e. when \( V_{dg} \) is

\[ V_P = 1/2D_F^2 - P. \]  

(11)

This was the basic definition used in [2]. However, because of approximations made during derivation of (1) the small-signal conductance \( g_d = \partial I_d / \partial V_d \) is negative at \( V_P \). A better definition of saturation is when \( g_d = 0 \). For (2)

\[ V_{sat} = \frac{1 - 3D_F^2 (P + V_{sg}) + \sqrt{1 + 3D_F^2 (P + V_{sg})}}{9D_F^2 / 4}. \]  

(12)

However, this does not take velocity saturation into account. For a general velocity saturation model applied on top of an existing model, as in (10), it is not possible to guarantee that a closed form solution for the \( V_{ds} \) at which \( g_d = 0 \). Indeed, there is no closed form solution for \( g_d = 0 \) for the models (2) and (8). The potential problem with an approximate solution is that if this value is greater than the actual value at which \( g_d = 0 \) then the model exhibits a negative output conductance glitch, which is highly undesirable.

Fortuitously, and somewhat counter-intuitively, if a \( \mu_{red} \) model that is less than the true value is used (actually that has a greater \( (1/\mu_{red}) \partial \mu_{red} / \partial E \)), then this gives a calculated saturation voltage that is guaranteed to be less than the actual value where \( g_d = 0 \), hence guaranteeing that there is not negative output conductance glitch.
is therefore calculated as the value of \( V_{ds} \) at which the derivative of

\[
I = \frac{G_F \left( 1 - D_F \sqrt{P + V} \right) V_{ds}}{1 + \left( V_{ds} / L - E_{co} \right) / E_{cr}}
\]  

(13)

is zero. This gives a fourth order equation that has an analytic solution. For low field velocity saturation is not important and the underestimation of \( V_{sat} \) is small. For high field the simple model \( 1 + \left( E - E_{co} \right) / E_{cr} \) is very close to the more accurate model (8) and so the accuracy is again good. \( V_{ds} \) is limited to \( V_{sat} \) via the limiting function

\[
V = \frac{2V_{ds}V_{sat}}{\sqrt{(V_{ds} - V_{sat})^2 + 4A^2} + \sqrt{(V_{ds} + V_{sat})^2 + 4A^2}}
\]  

(14)

which maintains symmetry.

Fig. 7 and Fig. 8 show current and \( G = I_d / V_{ds} \) for a wide, short resistor. Also shown are the model (13) and the depletion pinching model (2) with the linear model for mobility reduction due to velocity saturation in (6). The improved accuracy of the velocity saturation model (8) is clear. In particular, the simple linear velocity saturation model of (6), apart from having a singularity at zero, is inaccurate and qualitatively incorrect near zero.

5 CONCLUSIONS

An improved model for diffused resistors and JFETs has been presented. The model improves on that of [2] by having a simpler formulation, having a more accurate velocity saturation model, and having an accurate and analytic saturation voltage calculation. \( V_{sg} \) is limited to then pinch-off voltage of (11), with a log-exp form, and this gives a current in subthreshold operation that varies exponentially with gate bias (lowly doped well resistors, that have a low JFET threshold voltage, in high voltage processes can be biased below threshold).

Although not detailed here, the model also includes self-heating modeling, and a separate contact resistance model. The contact resistance model includes a separate, implicit self-heating model based on (1), which allows the anomalous decrease in resistance with increasing current, seen in contacts to \( p \)-type material [7], to be modeled.

REFERENCES