# The Development of the Next Generation BSIM for Sub-100nm Mixed-Signal Circuit Simulation

Xuemei (Jane) Xi, Jin He, Mohan Dunga, Chung-Hsun Lin, Babak Heydari, Hui Wan, Mansun Chan, Ali M. Niknejad, Chenming Hu

Department of Electric Engineering and Computer Sciences, University of California at Berkeley CA, 94720, janexi@eecs.berkeley.edu

## ABSTRACT

This paper describes the next generation BSIM model for aggressively scaled CMOS technology. New features in the model include more accurate non-charge-sheet based physics, completely continuous current and derivatives, and extendibility to non-traditional CMOS based devices including SOI and double-gate MOSFETs.

*Keywords*: MOSFETs, compact modeling, surface-potential-plus model, small dimensional effects.

#### **1 INTRODUCTION**

Device models play a very important role in the advancement of CMOS technology and they appear ubiquitously from fabrication process development to IC design and manufacturing. The standardization procedure setup by EIA Compact Model Council (CMC)[1] helps the semiconductor industry to reduce the effort in evaluating models, and also provides directions for modeling development. Since the standardization of BSIM3V3[2], several high quality models like BSIM4 [3], SP2000 [4], HiSIM [5], EKV[6], ACM[7], USIM[8] models have emerged to meet the needs of advanced process and applications.

With the continuous scaling of CMOS technology following the ITRS roadmap, a number of the assumptions in the development of these traditional models become less valid, specifically, the charge-sheet approach ignoring the vertical carrier distribution in the inversion layer. In addition, a stronger interaction between design and modeling exists as a result of layout dependent characteristics that have been previously ignored. This is particularly true at RF and microwave frequencies where device performance such as  $f_{max}$  is a strong function of layout.

To further cope with the reduced time in the adoption of a new technology, there is need for a flexible model architecture to allow circuit simulation together with technology development, even before all physical phenomena are fully understood. To address the needs in modeling nano-CMOS, a new physical core and architecture is proposed for the next generation BSIM model. The model results in consistent, smooth and unified I-V and C-V equations that are critical in predicting distortion in analog and RF circuits. The non-charge-sheet

formulation also makes the model easily extendible to nonclassical CMOS devices like double-gate (DG) MOSFETs.

## **2** I-V MODEL FORMULATION

Accurate analytical modeling of devices in deep submicron CMOS technologies requires the physical incorporation of short-channel effects and poly-depletion, quantum effect, halo doping, retrograde doping, etc. Based on our previous work[9], SPP(Surface-Potential-Plus) is now extending to take these effects into account as well as consistent IV and CV models in quasi-2D Poisson equation solution. SPP introduces new concepts with the direct charge calculation in terms of terminal voltage, which are essential to the definition of normalized variables useful for hand calculation. By adopting a physical description of the inversion charge density and the particular structure of the model, with the derivation of continuous expressions for the MOS charges valid in all modes of operation, new deepsubmicron CMOS technology effects can be simply integrated into this unified model framework, still keeping a small number of parameters. SPP core model chooses charge density rather than surface-potential as the state variable, on the other hand, maintains good computation efficiency and flexibility.

The band structure at the surface of a MOSFET is shown in Fig. 1 indicating the surface potential and the quasi-fermi potential. The relationship between charge, surface potential and quasi-fermi potential results in drift diffusion current being function of quasi-fermi potential:

$$I_{ds} = \mu_{eff} W Q_i \frac{dV_{ch}}{dv} \tag{1}$$

Following Pao-Sah's gradual channel approach and quasifermi potential, potential gradient equation can be derived:

$$\frac{dQ_i}{Q_i} = \frac{d\phi_s - dV_{ch}}{V_t} \tag{2}$$

And applying Gauss Law at Si-SiO<sub>2</sub> interface:

$$Q_i + Q_b = C_{ox} \left( V_{gb} - V_{fb} - \phi_s \right) \tag{3}$$

After eliminating the surface potential, inversion charge area density can be expressed as  $(q_1=Q_1/V_tC_{ox}, v=V/V_t)$ :

$$\frac{dq_{I}}{q_{I}} + \frac{dq_{I}}{n_{0}} = \frac{dv_{GB}}{n_{0}} - dv_{ch}$$
(4a)

and

$$\ln q_{I} + \frac{q_{I}}{n_{0}} = \frac{v_{GB} - v_{FB}}{n_{0}} - \phi_{B} - v_{ch}$$
(4b)

Integrating (1) from source to drain we can get the drain current:

$$I_{ds0} = \frac{W\mu_{eff}}{L_{eff}} \left[ \frac{Q_s^2 - Q_d^2}{2n_0 C_{ox}} + V_t (Q_s - Q_d) \right]$$
(5)

Note that the drain current is a result of the superposition of the drift current (the  $Q^2$  terms) and the diffusion current (the Q terms) as shown in Fig. 2.

Short channel effects are incorporated from the quasi-2D solution to Poisson equation yielding:

$$[n_{0} + 2f] \left[ \frac{dq_{I}}{q_{I}} + dv_{ch} \right] + dq_{I} = dv_{GB} + d(v_{DB} + v_{SB} + 2v_{bi})f$$
(6a)

$$\ln q_{I} + \frac{q_{I}}{n} = \frac{v_{GB} - v_{FB}}{n} + \frac{(v_{DB} + v_{SB} + 2v_{bi})f}{n} - (\phi_{B} + v_{ch})$$
(6b)

Where: 
$$n = n_0 + 2f$$
 and  
 $f = \frac{1}{L} \left[ 1 - \exp\left(-\frac{L}{L}\right) \right]$   
 $n_0 = 1 + \frac{C_d}{C_{ox}} = 1 + q_B(\phi_s) = 1 + \frac{r}{2\sqrt{\phi_s + v_t} \exp(\phi_s - 2\phi_f - v_{ch})}$   
which can be approximated by

which can be approximated by

$$n_{0} \approx 1 + \frac{\gamma}{2\sqrt{\phi_{sa} + v_{t}}\exp(\phi_{sa} - 2\phi_{f} - v_{ch})}$$
  
where 
$$\phi_{sa} = \left(\sqrt{VGB - VFB + \gamma^{2}/4} - \gamma^{2}/2\right)^{2}$$

The source and drain charge can be expressed explicitly in terms of the W-Lambert equation.

 $Poly-depletion\ effects\ and\ quantum\ effects\ can\ be\ easily\ handled\ by\ using\ the\ n-factor\ and\ \varphi_B\ correction.$ 

$$\boldsymbol{n} = 1 + \frac{C_d}{C_{ox}} + \frac{N_{sub}}{N_{gate}} + \boldsymbol{\lambda}_q \boldsymbol{\phi}_{sa}^{-1/3}$$
(7a)  
$$\boldsymbol{\phi}_{\rm B} = \boldsymbol{\phi}_{B0} \left( 1 + \frac{N_{sub}}{N_{orta}} \right) + \boldsymbol{\lambda}_q \boldsymbol{\phi}_{s0}^{2/3}$$
(7b)

The characteristics of the channel charge distribution including polysilicon depletion and quantum effect are shown in Fig. 3, indicating good agreement with 2-D and quantum numerical simulation results.

Velocity saturation, velocity overshoot and ballistic transports are handled in a unified way using the saturation charge concept with the expression:

$$Q_{dsat} = \frac{Q_s}{1 + C_{ox} E_c L / (Q_s + 2C_{ox} V_t / n)}$$
(8)

The saturation drain current is given by the Ids0 expression with  $Q_d$  replaced by  $Q_{dsat}$ . With velocity overshoot based on the Price's hydrodynamic model (HD) and source-end velocity limited ballistic transport (BT), the unified drain current expression become:

$$I_{ds} = \frac{I_{ds0}}{\left[1 + \frac{Q_s - Q_d}{C_{ox} L_{eff} E_{sat}^{OV}}\right]} \left[1 + (v_{sHD} / v_{sBT})^{2\xi}\right]^{1/2\xi}}$$
(9)

where  $v_{sHD}$  is the velocity from the hydrodynamic model. The model has also been extensively verified by experimental data with gate lengths down to 0.125mm and some of the results are shown in Fig. 4. The physical core also gives correct behavior for analog sensitive parameters such as gm/Id as shown in Fig. 5 with  $C\infty$  continuity facilitating higher order harmonic analysis.

# 3 CHARGE AND C-V MODEL FORMULATION

The C-V equations can be directly derived from the charges calculated in the previous section resulting in a consistent I-V and C-V model with all major physical effects including poly-depletion, quantum effect, SCE, retrograde doping implemented. The C-V model is symmetric at  $V_{DS}=0V$ . The charge equation for current continuity is given by:

$$Q_{i}(y) = C_{ox}V_{i}\left(\sqrt{\left(\frac{Q_{s}}{C_{ox}V_{i}} + n\right)^{2} - \frac{y}{L}\left(\frac{Q_{s}}{C_{ox}V_{i}} + n\right)^{2} - \left(\frac{Q_{d}}{C_{ox}V_{i}} + n\right) - n}\right) (10)$$

The source charge and drain charge are then given by:

$$Q_s = W \int_0^L \left[ 1 - \frac{x}{L} \right] Q_i(x) dx \text{ and } Q_d = W \int_0^L \frac{x}{L} q(x) dx$$

The capacitances can then calculated directly by differentiating the charges:

$$C_{XY} = \delta \cdot \frac{\partial Q_X}{\partial V_Y} = \delta \cdot \left[ \frac{\partial Q_X}{\partial Q_d} \frac{\partial Q_d}{\partial V_Y} + \frac{\partial Q_X}{\partial Q_s} \frac{\partial Q_s}{\partial V_Y} \right]$$
(11)

with  $\delta$  =1 for X=Y and -1 otherwise. The behaviors of the terminal charges and capacitances are shown in Fig. 6, together with the result from a quantum simulator.

## **4** CONCLUSION

In this paper, the formulation of a modular BSIM model is described. The model exhibits smooth derivaties and is thus well suited for analog and RF applications. It also utilizes a new modular architecture with many physical effects decoupled. Advance features including layout dependent mobility, consistent non-quasi-static effects can also be incorporated. The new approach is expected to be able to accelerate the adoption of the rapid evolving CMOS technology and help to develop models together with the technology progress.

#### REFERENCES

- [1] CMC, http://www.eigroup.org/cmc/.
- [2] Y. Cheng, etal., IEEE Trans. on Electron Devices, Vol. 44, No. 2, pp. 277-287, February 1997.
- [3] BSIM,http://www.device.eecs.berkeley.edu/~bsim3.
- [4] G. Gildenblat, etal., pp233-240, CICC2003.
- [5] M. Miura-Mattausch, etal., pp258-261, WCM2003
- [6] M. Bucher, etal, pp. 670 673 WCM2002.
- [7] C. Galup-Montoro, etal., pp. 254-257, WCM2003.
- [8]H. Gummel and K.Singhal. IEEE Trans on Electron Devices, vol. 48, 1585-1593, 2001.
- [9] J. He, etal, pp.262-265, WCM2003



Fig. 1: The detail band diagram of a MOSFETs under strong inversion, that used to formulation equation (1)-(3)



Fig. 2: Verification of drift current in strong inversion and diffusion current in subthreshold region as predicted by the new core model









L1/L7W5\.W WIL=5.00/0.175 T=27C VD=0.05V

(A)



L1(L7W5).IV WIL=5.000.175 T=27C VD=0.05

/BS (V) =

VGS (V) =

0.50 0.75 1.00 1.25

1.50

1.5



Fig. 4(e): L=0.25 µm, W=10µm MOSFET characteristics Fig.4 Comparison of I-V curves of simulation and data.



Fig. 5: The behavior of the normalized gm/IDS plot for a long channel device



Fig.6 Comparison of Gds curves of simulation and data.