

RF MOSFET Noise Parameter Extraction and Modeling

M. Jamal Deen and Chih-Hung Chen

Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada
Tel: (950) 525-9140 ext. 27137; Fax: (905) 523-4407; E-mail: jamal@mcmaster.ca

ABSTRACT

In this paper, a novel procedure for extracting the important noise sources in MOSFETs is reviewed. Examples of extracted noise sources as a function of frequency, bias and geometry are presented using devices from a 0.18 μm CMOS process and from RF noise measurements. A model for the channel noise current is proposed and comparisons to experimental data is presented.

I. INTRODUCTION

In addition to the high level of integration offered by CMOS process for digital circuit designs, MOSFETs have become attractive for RF applications due to the very high unity-gain frequencies of tens of GHz [1]. However, one of the challenges for the MOSFET-based RF circuit design is the prediction of the RF performance characteristics. In addition, when working at high frequencies, the noise generated within the device itself will play an increasingly important role in the overall system characteristics, especially for front-end receivers. Therefore understanding the RF and noise characteristics of MOSFETs is crucial for low noise, RF circuit designs.

In this paper, two main issues will be addressed. In the first part, the HF noise sources of MOSFETs extracted directly from the measured data are examined. Secondly, based on the noise knowledge obtained from measurements, a model for the channel noise current is proposed.

II. NOISE SOURCE EXTRACTION

A. Extraction Algorithm

The RF noise model of MOSFETs consists of two parts - a.c. lumped elements and noise sources. Fig. 1 shows a RF noise model of an intrinsic MOSFET that is suitable for high-frequency circuit applications. For the noise sources in fig. 1, $\overline{i_d^2}$ is the channel noise caused by the mobile carriers in the channel, $\overline{i_s^2}$ and $\overline{i_D^2}$ are the noise current sources caused by the source (R_S) and drain (R_D) resistances, $\overline{i_G^2}$ is the noise current source caused by the polysilicon gate resistance (R_G), and $\overline{i_{DB}^2}$, $\overline{i_{SB}^2}$, and $\overline{i_{DSB}^2}$ are the noise current source caused by the substrate resistance R_{DB} , R_{SB} and R_{DSB} , respectively. When transistors operate in the GHz range, the random potential fluctuations in the channel resulting in the channel noise will be coupled to the gate terminal through the gate oxide capacitance and cause the induced gate noise $\overline{i_g^2}$, which is usually correlated with the channel noise. The noise sources - $\overline{i_s^2}$, $\overline{i_D^2}$, $\overline{i_G^2}$ and $\overline{i_{DB}^2}$ are thermal noise with spectral density $4kT/R$ and

will be determined as long as their corresponding resistance R is obtained through either DC or a.c. measurements. The noise sources that must be characterized are the channel noise $\overline{i_d^2}$, induced gate noise $\overline{i_g^2}$ and their correlation $\overline{i_g i_d^*}$.




Fig. 1: The RF noise model of an intrinsic MOSFET that is suitable for high-frequency circuit applications.

The term $\overline{i_d^2}$ consists of the thermal noise (white noise) and the flicker noise. The flicker noise mainly affects the performance of the device at low frequencies and can be ignored at high frequencies, except for some RF circuits such as mixers or oscillators in which the low frequency noise will be up-converted to the frequencies around the carrier and deteriorate the phase noise and signal-to-noise ratio. If we divide the noise circuit into two parts - an internal part inside the dashed box and which consists of C_{GS} , C_{GD} , R_i , g_m , R_{DS} , $\overline{i_d^2}$ and $\overline{i_g^2}$, and an external part which includes all the components outside of the dashed box, after the devices and dummy structures, as described in [2], are fabricated, the induced gate noise, channel thermal noise and their correlation in MOSFETs can be extracted by using the following 15-step procedure.

1. Measure the scattering parameters S_{DUT} , S_{OPEN} , S_{THRU1} and S_{THRU2} of the device-under-test (DUT), OPEN, THRU1 and THRU2 dummy structures, respectively [2].
2. Measure the noise parameters, $NF_{min,DUT}$, $Y_{opt,DUT}$ and $R_{n,DUT}$ of the device-under-test (DUT).
3. Perform the parameter de-embedding to get the intrinsic scattering (Y_{dev}) and noise parameters ($NF_{min,dev}$, $Y_{opt,dev}$ and $R_{n,dev}$) of the transistor [2].
4. Perform parameter extraction based on Y_{dev} and other measured data to get all the element values (e.g. g_m , C_{GS} , C_{GD} ,... etc.) in the RF noise model [3].
5. Calculate the correlation matrix C_{Adev} of the intrinsic transistor as defined in [4],[5].

6. Calculate the four-port admittance matrix \mathbf{Y}_{extr} of the external part as defined in Fig. 1 by excluding all noise sources, C_{gs} , C_{gd} , g_m , R_{DS} and R_i , and partition \mathbf{Y}_{extr} as

$$\mathbf{Y}_{extr} = \begin{bmatrix} \mathbf{Y}_{ee} & \mathbf{Y}_{ei} \\ \mathbf{Y}_{ie} & \mathbf{Y}_{ii} \end{bmatrix} \quad (1)$$

where \mathbf{Y}_{ee} , \mathbf{Y}_{ei} , \mathbf{Y}_{ie} and \mathbf{Y}_{ii} are 2×2 matrixes.

7. Calculate the two-port admittance \mathbf{Y}_{intr} of the internal part shown in the RF transistor model.
8. Calculate the matrix \mathbf{D} as follows [5]

$$\mathbf{D} = -\mathbf{Y}_{ei}(\mathbf{Y}_{ii} + \mathbf{Y}_{intr})^{-1}. \quad (2)$$

9. Convert the noise correlation matrix \mathbf{C}_{Adev} to \mathbf{C}_{Ydev} by

$$\mathbf{C}_{Ydev} = \mathbf{T}_Y \mathbf{C}_{Adev} \mathbf{T}_Y^\dagger \quad (3)$$

where the \dagger in \mathbf{T}_Y^\dagger denotes Hermitian conjugation and the transformation matrix \mathbf{T}_Y is given by

$$\mathbf{T}_Y = \begin{bmatrix} -Y_{11,dev} & 1 \\ -Y_{21,dev} & 0 \end{bmatrix}. \quad (4)$$

10. Calculate the admittance noise correlation matrix \mathbf{C}_{Yextr} of the external part by [6]

$$\mathbf{C}_{Yextr} = 2kT\Re(\mathbf{Y}_{extr}) \quad (5)$$

where $\Re(\cdot)$ denotes for the real part of the matrix elements, and partition \mathbf{C}_{Yextr} as

$$\mathbf{C}_{Yextr} = \begin{bmatrix} \mathbf{C}_{ee} & \mathbf{C}_{ei} \\ \mathbf{C}_{ie} & \mathbf{C}_{ii} \end{bmatrix} \quad (6)$$

where \mathbf{C}_{ee} , \mathbf{C}_{ei} , \mathbf{C}_{ie} and \mathbf{C}_{ii} are 2×2 matrixes.

11. Calculate the admittance correlation matrix \mathbf{C}_{Yintr} of the internal part in Fig. 1 by

$$\mathbf{C}_{Yintr} = \mathbf{D}_i(\mathbf{C}_{Ydev} - \mathbf{C}_{ee})\mathbf{D}_i^\dagger - \mathbf{C}_{ie}\mathbf{D}_i^\dagger - \mathbf{D}_i\mathbf{C}_{ei} - \mathbf{C}_{ii} \quad (7)$$

where $\mathbf{D}_i = \mathbf{D}^{-1}$.

12. Convert \mathbf{Y}_{intr} to its chain representation \mathbf{A}_{intr}
13. Convert \mathbf{C}_{Yintr} to its chain matrix form \mathbf{C}_{Aintr} by using

$$\mathbf{C}_{Aintr} = \mathbf{T}_A \mathbf{C}_{Yintr} \mathbf{T}_A^\dagger, \quad (8)$$

where \mathbf{T}_A is given by

$$\mathbf{T}_A = \begin{bmatrix} 0 & A_{12, intr} \\ 1 & A_{22, intr} \end{bmatrix}. \quad (9)$$

14. Calculate the noise parameters, NF_{min} , Y_{opt} and R_n of the internal part in Fig. 1 from the noise correlation matrix \mathbf{C}_{Aintr} by the equations (29a) - (29c) in [5].

15. Calculate the spectral density of the channel noise $\overline{i_d^2}$, induced gate noise $\overline{i_g^2}$ and their cross-correlation term $\overline{i_g i_d^*}$ by

$$\frac{\overline{i_d^2}}{\Delta f} = 4kTR_n |Y_{21, intr}|^2, \quad (10)$$

$$\frac{\overline{i_g^2}}{\Delta f} = 4kTR_n \left\{ |Y_{opt}|^2 - |Y_{11, intr}|^2 + 2\Re[(Y_{11, intr} - Y_{cor})Y_{11, intr}^*] \right\} \quad \text{and} \quad (11)$$

$$\frac{\overline{i_g i_d^*}}{\Delta f} = 4kT(Y_{11, intr} - Y_{cor})R_n Y_{21, intr}^* \quad (12)$$

where Y_{cor} is given by

$$Y_{cor} = \frac{NF_{min} - 1}{2R_n} - Y_{opt}. \quad (13)$$

B. Experimental Results

Fig. 2 shows the extracted channel noise versus frequency characteristics for n-type MOSFETs with different channel lengths biased at $V_{DS} = 1.0$ V [13]. It is shown that the channel noise, in general, is frequency independent and increases when the channel length is decreased. This is because of the higher output conductance.




Fig. 2: Extracted channel noise ($\overline{i_d^2}/\Delta f$) versus frequency characteristics for n-type MOSFETs biased at $V_{DS} = 1.0$ V.

Figs. 3 and 4 show the extracted induced gate noise $\overline{i_g^2}$ and its correlation with the channel noise $\overline{i_g i_d^*}$ versus frequency characteristics for the n-type MOSFETs with channel width $W = 10 \times 6 \mu\text{m}$ (10 fingers of width $6 \mu\text{m}$) and lengths $L = 0.97 \mu\text{m}$, $0.64 \mu\text{m}$, $0.42 \mu\text{m}$, $0.27 \mu\text{m}$ and $0.18 \mu\text{m}$, respectively, biased at $V_{DS} = 1.0$ V and $V_{GS} = 1.2$ V [13]. It is shown that the induced gate noise and its correlation with the channel noise are proportional to f^2 and f , respectively where f is the operating frequency (solid lines in the figures). In addition, when channel length decreases, both the induced gate noise and the correlation term also decrease because of the decrease in the gate-to-source capacitance C_{GS} .




Fig. 3: Extracted induced gate noise (i_g^2) versus frequency characteristics for n-type MOSFETs biased at $V_{DS} = 1.0$ V and $V_{GS} = 1.2$ V.




Fig. 4: The correlation between i_g^2 and i_d^2 ($i_g^2 i_d^2^*$) versus frequency characteristics for n-type MOSFETs biased at $V_{DS} = 1.0$ V and $V_{GS} = 1.2$ V.

III. CHANNEL NOISE MODEL

After having the direct targets for the channel noise from the direct extraction procedure using experimental data, the next step is to derive a physics-based analytical model. The approach used to calculate the channel noise is based on the model in which the channel of a MOSFET is divided into two regions - a gradual channel region of length $L_{elec} = L_{eff} - \Delta L$ (region I in fig. 5) and a velocity saturation region of length ΔL [7],[8] when the device is saturated, the normal operating mode for RFICs. In region I, the channel exhibits near ohmic conductivity and the gradual channel approximation holds. In region II, the carriers travel at their saturated velocity and the ohmic's law fails. Because the carriers in region II will not respond to any a.c. voltage fluctuation and produce zero noise current at the drain terminal, it is assumed that no noise current will be contributed from region II. Based on the noise model derived in [8] for region I, the spectral density of the channel noise can be obtained by

$$S_{i_d^2} = \frac{i_d^2}{\Delta f} = \frac{4kT_o}{L_{elec}^2} \mu_{eff} (-Q_{inv}) + \delta \frac{4kT_o I_D}{L_{elec}^2 E_{crit}^2} V_{DS} \quad (14)$$

where k is Boltzmann's constant, T_o is the lattice temperature (K), μ_{eff} is the effective mobility, E_{crit} is the critical electrical field, I_D is the DC current, Q_{inv} is the inversion charge in the

gradual channel region and V_{DS} is the voltage between the drain and the source terminals. If the device works in the saturation region, V_{DSsat} instead of V_{DS} will be used in equation (14). The second term in equation (14) is used to model the hot electron effect [10]. Because equation (14) is obtained based on the thermal noise theory which is only true in the gradual channel region, L_{elec} instead of L_{eff} will be used in equation (14) in order to model the channel length modulation (CLM) effects.




Fig. 5: Cross section of a MOSFET channel divided into a gradual channel region (I) and a velocity saturation region (II).

Fig. 6 shows the extracted (symbols) and simulated (lines) channel noise i_d^2 versus V_{GS} characteristics for the n-type MOSFETs with channel width $W = 10 \times 6 \mu m$ and channel lengths $L = 0.97 \mu m$, $0.42 \mu m$ and $0.18 \mu m$, respectively biased at $V_{DS} = 1.5$ V with $\delta = 0$. The solid lines are obtained by using the L_{elec} in equation (14) and the dashed lines are obtained using L_{eff} . It seems that the hot electron effect does not have strong impact on the channel noise [9]. In addition, it is shown that the CLM effect begins to have some impact on the channel noise when the channel length of the device is smaller than $0.5 \mu m$ and the exclusion of the CLM effect will predict lower channel noise.




Fig. 6: Measured (symbols) and simulated (lines) channel noise i_d^2 versus gate bias V_{GS} characteristics of n-type MOSFETs.

For the V_{DS} dependence of the channel noise, fig. 7 shows extracted (symbols) and simulated (lines) channel noise versus V_{DS} characteristics for the n-type MOSFETs with channel width $W = 10 \times 6 \mu m$ and channel lengths $L = 0.97 \mu m$, 0.42

μm and $0.18 \mu\text{m}$, respectively biased at $V_{GS} = 1.0 \text{ V}$ with $\delta = 0$. The solid lines are obtained using L_{elec} in equation (14) and the dashed lines are obtained using L_{eff} in the noise calculation. It is shown that the calculated channel noise using L_{eff} predicts lower channel noise and cannot mimic the increasing trend of the extracted channel noise caused by the CLM effect for the deep sub-micron devices.




Fig. 7: Measured (symbols) and simulated (lines) channel noise \bar{i}_d^2 versus drain bias V_{DS} characteristics of n-type MOSFETs.

Sometimes, the spectral density of the channel noise \bar{i}_d^2 will be expressed by

$$S_{i_d^2} = \gamma \cdot 4kT_o g_{dso} \quad (15)$$

where g_{dso} is the output conductance at zero drain bias (i.e. $V_{DS} = 0$) [10]. For long-channel devices, the value of γ is between 1 (in the linear region with $V_{DS} = 0$) and $2/3$ (in the saturation region) [10],[11]. However, for short-channel devices, the value of γ will become greater than $2/3$ in saturation [12] and this is caused mainly by the CLM effect. Fig. 8 shows the measured (symbols) and simulated (lines) γ versus gate bias V_{GS} characteristics of an n-type MOSFET with channel length $L = 0.18 \mu\text{m}$ and width $W = 10 \times 6 \mu\text{m}$ biased at $V_{DS} = 1.5 \text{ V}$ with $\delta = 0$ and the noise contributed from the velocity saturation region.




Fig. 8: Measured (symbols) and simulated (lines) γ versus gate bias V_{GS} characteristics of n-type MOSFETs.

It is shown that for the deep-submicron MOSFETs, the γ value will be increased from $2/3$ to 1.2 or 1.8 (depending on the V_{GS} bias) when the channel length is reduced. In addition, at a fixed V_{DS} bias, the γ value will be decreased when the V_{GS}

value is increased [9]. However, if the L_{eff} is used in the calculation of channel noise (dashed line in fig. 8), the γ factor increases towards to unity when V_{GS} is increased which is the opposite trend of the extracted channel noise.

IV. CONCLUSION

A general procedure to directly extract the induced gate noise, channel thermal noise and their correlation in MOSFETs from on-wafer scattering and noise measurements has been presented in detail. In addition, a physics-based channel noise model has been presented and verified. It is found that the channel length modulation (CLM) effect begins to have impact on the devices with channel length smaller than $0.5 \mu\text{m}$. On the other hand, the noise contributions from the velocity saturation region and from the hot electron effect seem negligible in the channel noise modeling of deep sub-micron MOSFETs.

ACKNOWLEDGEMENT

We would like to thank Dr. Y. Cheng and Dr. J. Zheng, of Conexant Systems Inc., CA, and Dr. M. Matloubian of Mindspeed Technologies, CA for their assistance in the device fabrication and RF noise measurements. This work was supported in part by grants from Conexant Systems Inc., Micronet, a federal network center of excellence in microelectronics, and the Natural Sciences and Engineering Research Council (NSERC) of Canada.

REFERENCES

- [1] D. K. Shaeffer and T. H. Lee, "A 1.5V 1.5GHz CMOS low noise amplifier," *IEEE J. Solid-State Circuits*, vol. 32, pp. 745-759, 1997.
- [2] C. H. Chen and M. J. Deen, "A General Noise and S-Parameter De-Embedding Procedure for On-Wafer High-Frequency Noise Measurements of MOSFETs," *IEEE Transactions on Microwave Theory and Techniques*, vol. 49, no. 5, pp. 1004 - 1005, May 2001.
- [3] C. Enz and Y. Cheng, "MOS Transistor Modeling for RF IC Design," *IEEE Trans. on Solid-State Circuits*, vol. 35, pp. 186-201, Feb. 2000.
- [4] H. Hillbrand and P. Russer, "An Efficient Method for Computer Aided Noise Analysis of Linear Amplifier Networks," *IEEE Trans. on Circuits and Systems*, vol. CAS-23, no. 4, April 1976.
- [5] R. A. Pucel, W. Struble, R. Hallgren and U. L. Rohde, "A General Noise De-embedding Procedure for Packaged Two-Port Linear Active Devices," *IEEE Trans. on MTT*, vol. 40, pp. 2013 - 24, 1992.
- [6] R. Q. Twiss, "Nyquist's and Thevenin's Theorems Generalized for Nonreciprocal Linear Networks," *Journal of Applied Physics*, vol. 26, pp. 599-602, 1955.
- [7] D. P. Triantis, A. N. Birbas, and D. Kondis, "Thermal Noise Modeling for Short-Channel MOSFET's", *IEEE Transactions on Electron Devices*, vol. 43, no. 11, pp. 1950- 1955, Nov. 1996.
- [8] G. Knoblinger, P. Klein and M. Tiebout, "A New Model for Thermal Channel Noise of Deep-Submicron MOSFETs and its Application in RF-CMOS Design," *IEEE J. Solid-State Circuits*, vol. 36, no. 5, pp. 831-837, 2001.
- [9] A. J. Scholten, H. J. Tromp, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, P. W. H. de Vreede, R. F. M. Roes, P. H. Woerlee, A. H. Montree, and D. B. M. Klaassen, "Accurate Thermal Noise Model for Deep-Submicron CMOS," *IEDM 99*, pp. 155-158, Dec. 1999.
- [10] A. van der Ziel, *Noise in Solid State Devices and Circuits*, New York, John Wiley & Sons, Inc., 1986.
- [11] Y. P. Tsividis, *Operation and Modeling of the MOS Transistor*, 2nd ed., McGraw-Hill, Inc., 1999.
- [12] A. A. Abidi, "High-Frequency Noise Measurements on FET's with Small Dimensions," *IEEE Trans. on Electron Devices*, vol. ED-33, pp. 1801-1805, Nov. 1986.
- [13] C. H. Chen, M. J. Deen, Y. Cheng and M. Matloubian, "Extraction of the Induced Gate Noise, Channel Thermal Noise and their Correlation in Sub-Micron MOSFETs from RF Noise Measurements," *IEEE Trans. on Electron Devices*, In Press, Dec. 2001.