

A Method for Determining the Dependence of Integrated Circuit Performance on Silicon Process, Device and Circuit Parameters

Levent B. Sipahi*, Brent A. Myers* and Thomas J. Sanders**

*Intersil Corporation, 2401 Palm Bay Road, NE, Palm Bay, FL 32905, USA, LSIPAH01@intersil.com

**Florida Institute of Technology, Dept. of Electrical and Computer Engineering,
150 W. University Blvd., Melbourne, FL 32901-6975, USA, TSANDERS@ee.fit.edu

ABSTRACT

The goal of this project is to develop a structured methodology for achieving a design of a block of circuit in an IC which is more compliant to the specification using a multiple simulation approach. This has been accomplished by developing a statistical design and simulation methodology. This methodology has been demonstrated by simulating a Bipolar Low Noise Amplifier (LNA) circuit using micro-level semiconductor device parameters and associated manufacturing process parameters for the circuit parameters of interest. The physics-based device and process models are then coupled with proprietary statistical simulation software (STADIUM[®]) to create a robust circuit design which gives rise to a more compliant product with higher yields.

Keywords: Modeling, Simulation, Statistical Design, Wireless Communications, Semiconductor IC Manufacturing.

1 INTRODUCTION

Given the complicated and intricate nature of ICs, the work presented in this paper brings together for the first time a variety of research ideas from many different interdisciplinary areas including semiconductor device engineering, applied statistics and circuit design. Semiconductor chip companies, engineering research organizations, and academic institutions have been heavily investigating the methods to reduce IC product development cost and cycle time [1-5]. There are several widely used circuit simulation software packages, such as *SPICE* or *SPECTRE*, used by circuit designers, as well as, silicon-processing simulation packages, such as *SUPREM*, used by silicon process engineers. These tools help designers to some level of prediction of silicon processing results and semiconductor chip performance on a particular technology. Because of the unknowns in the analysis, there are usually costly design changes and schedule delays, which one would like to reduce and avoid.

2 METHODOLOGY

The project undertaken has developed a new methodology to achieve enhanced circuit designs using a design of experiments multiple simulation approach. The goal of this project is to develop a structured methodology, as

shown in Fig.1, for achieving the design of a circuit, which is more compliant to the specifications of the product. One of the most important objectives of this study was creating micro-level semiconductor device models via MATLAB[™] that are incorporated into electrical circuit simulation. These physics-based device and process models are then coupled with unique statistical simulation software called STADIUM [6-10] to create a robust circuit design which gives rise to a more compliant product with higher yields. STADIUM, a software program which couples computer simulators to a highly strong statistical method so called design of experiments or DoE. This software uses DoE to estimate statistical variability information from a simulation system which would normally not generate statistical results. The most crucial aspect of the STADIUM is its ability to identify the important variables and how important they are to the problem being analyzed. It simplifies the task of a researcher who is unfamiliar with the DoE. STADIUM allows the engineer to employ a number of different design of experiments options in a very easy to use format. It can be utilized in a number of applications and simulation environments, which exist in industry and basic research conducted by government and academics. As a result of this tool and new methodology developed in this work, the gap among circuit designers, wafer process engineers, and semiconductor device modeling engineers will be narrowed.

3. DEMONSTRATION OF THE METHODOLOGY

The choice of circuits to demonstrate this new statistical approach is a 2.4 GHz bipolar low noise amplifier as shown in figure 2. This prototype single stage, common emitter, class A, npn high frequency low noise amplifier was built on a 0.6 μm BiCMOS Ultra High Frequency (UHF) technology for low cost mixed-signal RF applications with an f_t of 25 GHz and was described in detail elsewhere [11].

This LNA contains input matching components of a capacitor of C_1 and an inductor of L_1 , output matching components of C_2 and L_2 , a npn bipolar transistor Q_1 , and a current source of I_1 . The capacitor C_1 is DC blocking capacitor while C_2 , L_1 and L_2 are utilized for on-chip matching for the input and output, respectively [12]. The Q_1 transistor is the RF common emitter amplifier located in the signal path and is optimized to run at a desired collector current by individual components of the I_1 current source




Figure 1: The flow diagram for the “top to bottom” approach.




Figure 2: A simplified circuit schematic of the Low Noise Amplifier under study

which will not be reported here. These LNAs have been recently and widely used in many applications [13-15]. These application areas include 1.8-1.9 GHz wireless personal communication systems. These low noise amplifier circuits were characterized in terms of electrical circuit parameters such as noise figure (NF), power/voltage output gain, and output gain compression or the third order intercept point. These are shown in Table 1.

Symbol	Parameters	Min	Typ	Max	Sim
Av (dB)	Output gain	17	20	23	22.2
NF (dB)	Noise Figure		2	3	5
IP3o (dBm)	The third order intercept point	12			15.6
f (GHz)	RF frequency	2.4	2.45	2.5	2.45
V _{cc} (V)	Supply Voltage	2.7	3.0	3.3	2.7

Table 1: Three final output electrical parameters over operation frequency and supply voltage. The last column shows circuit simulation data.

The next step was to obtain the circuit equations for these parameters. As the circuit designer described [12], the output gain A_v, one of the LNA specs, can be given by the following expression,

$$A_v = 20 \log \left\{ \frac{V_p \beta^3 V_i^3 C_{\pi} I_{cc}^2 + V_p \beta^2 V_i^2 I_{cc}^3}{\sqrt{(I_{cc} V_i \beta + \beta I_{cc}^2 Z_e + I_{cc} Z_e \beta V_i C_{\pi} + I_{cc}^2 Z_e)(2 V_i^2 \beta C_{\pi} + 2 V_i I_{cc})^2}} \right\}$$

In this work, physics based mathematical models for the each circuit spec output parameter characterized and represented by semiconductor device and processing parameters, such as

$$\beta = \frac{\alpha}{1 - \alpha} = \frac{\gamma \beta r}{1 - \gamma \beta r}$$

$$\beta r = 1 - \frac{1}{L_n^2} \int_0^B \left(\frac{1}{N_a} \int_a^B N_a dx \right) dx$$

$$L_n = \sqrt{D_n \tau_n}$$

$$D_{n,p} = \frac{kT}{q} \mu_{n,p}$$

$$\gamma = \left(1 + \frac{D_p N_a x_B}{D_n N_{dE} x_{JE}} \right)^{-1}$$

$$x_B = x_{JB} - x_{JE}$$

$$x_{JB}^2 = 4Dt \ln \frac{Q_B}{N_c \sqrt{\pi Dt}}$$

$$Q_B = \int N(x) dx$$

$$\rho_s = \frac{\rho}{x_{JB}} = \frac{I}{q \mu_{eff} \int_0^{x_{JB}} N(x) dx} \approx \frac{I}{q \mu_p Q_B}$$

$$V_p = \sqrt{2(V_{cc} - V_{ce})} \quad V_i = kT/q$$

$$C_{\pi} = (C_{je} W_e + \tau_f g_m)$$

where

$$C_{je} = A \left[\frac{q K_s \epsilon_0 N_d}{2(V_R + \psi_0)} \right]^{1/2} \approx \frac{K_s \epsilon_0 A}{x_d}$$

$$\tau_f = x_B^2 / 2D_n$$

$$g_m = I_{cc} / V_i \approx [I_s \exp(V_{BE}/V_i)] / V_i$$

$$Z_e = r_e / W_e + L_e \omega j$$

Symbol	Input Parameter	Low	High
N _a (cm ⁻³)	Doping concentration in Base	6E17	6.2E17
N _{dE} (cm ⁻³)	Doping concentration in Emitter	3E18	3.2E18
V _{ce} (V)	CE voltage	0.9	1.0
I _{cc} (A)	DC operating supply current	15.0	15.2
W _e (μm)	Emitter width	30	35
r _e (Ω.m)	Emitter resistance	25E-6	30E-6
L _e (H)	Emitter and lead inductance	1E-9	1.1E-9
V _{cc} (V)	Supply voltage	2.7 or 3.0 or 3.3	
f (GHz)	Operation frequency	2.4 or 2.45 or 2.5	
Q _B	Bulk charge		const.
T	Diffusion time		const.
T _d	Diffusion temperature		const.
D	Diffusion coefficient		const.
N _c	Doping concentration in Collector		const.
D _n & D _p	Diffusion constant for electrons & holes		empirically calculated
τ _n	Life time of electrons		2.5E-3
τ _p	Life time of holes		2.5E-3
x _{JB}			0.433E-4
x _{JE}	Emitter junction depth		0.316E-4
C _{je}	Emitter-Base junction depletion cap		2.9E-9
r _b	Transistor noise base resistance		616E-6(Ω.m)/W _e
T	Operation temperature		25 °C

Table 2: Overview of input parameters and their randomly selected low and high values for STADIUM statistical simulations.

Similarly, the output compression point, OpdBm, is an intermediary output parameter,

$$OpdBm = 10 \log \left\{ \frac{V_p' I_{cc}^2}{2(\beta V_i |C_{\pi}| + I_{cc}) 10^{-3}} \right\}$$

$$P1dB \approx OpdBm - 1$$

or the third order intercept point IP3o, as an output parameter

$$IP3o = P1dB + 10.$$

The third spec, Noise Figure (NF) has been defined as follows,

$$NF = 10 \log \left\{ \frac{2\beta^2 I_{cc} V_i (|Z_y|^2 (R_{in} + r_b + RE) + (|Z_y|^2 (|Z_x|^2 + 4R_{in}^2 \beta I_{cc}^2 (|Z_x|^2)^2)}{2R_{in} \beta^2 V_i I_{cc} (|Z_y|^2)} \right\}$$

$$Z_y = 2R_{in} \beta V_i C_\pi + 2R_{in} I_{cc} + \beta V_i$$

$$Z_x = 2R_{in} \beta V_i C_\pi + 2R_{in} I_{cc} - \beta I_{cc} Z_e$$

Symbol	Intermediary Output Parameters
V_p	Output voltage
β	The common emitter current gain
C_π	Base Emitter capacitance
R_{in}	Input impedance
$OpdB_m$	Output compression point

Table 3: List of simulated intermediary output parameters.

Then, these models have been transformed into *MATLAB* to generate macro circuit electrical spec models for an input to couple with the statistical simulation software *STADIUM*. The input and intermediary output parameters are shown in Tables 2 and 3, respectively. The first seven input parameters listed in Table 2 have been assigned variations. Then these seven input variables have been used to run multiple simulations using a statistical designed experiment of fractional factorial resolution 3 over operation frequency and supply voltage. The factor contributions of these variables for each three output parameters along with mean and standard deviations have been calculated and compared to measurement values. These are summarized in Table 4.

Parameter	Calc. Mean this work	σ	Meas	Meas σ	Circuit Sim
Av (dB)	21.84	0.31	16.44	0.19	22.2
NF (dB)	3.79	0.07	4.4	0.15	5
$IP3o$ (dB _m)	15.03	0.21	16.21	0.26	15.6

Table 4: Comparison of mean and standard deviation values of actual measurements and circuit simulation results performed at 2.7 V at 2.45 GHz versus the calculated values obtained via statistical simulations in this work.

CONCLUSIONS

One can clearly observe the excellent agreement between calculated at this work versus circuit simulation value of output gain which is within spec. The noise figure and the third order intercept point are very good correlated with circuit simulation and measurement values. Selecting new set of low and high values for these influential input parameters will increase the sensitivity of statistical design of the low noise amplifier for desired specifications. Thus, results of this analysis give the statistical dependence of these

output parameters on the semiconductor device and silicon processing parameters and leads to optimum solutions for the LNA circuit design and manufacturing flow.

REFERENCES

- [1] Strojwas A.J., "Statistical Design of Integrated Circuits", 1987.
- [2] Michael C., H. Su, M. Ismail, A. Kankunnen, M. Valtonen, "Statistical Techniques for the Computer-Aided Optimization of Analog Integrated Circuit", *IEEE Trans. on Circuits and Systems*, pp.410-413, May 1996.
- [3] Swidzinski J.F., Styblinski, M.A., Xu, G., "Statistical Behavioral of Integrated Circuits", IEEE International Symposium on Circuits and Systems, VI-98-101, June 1998.
- [4] Ming, Q. and Styblinski, M.A., "Parameter Extraction for Statistical IC Modeling Based on Recursive Inverse Approximation", IEEE Transactions on CAD Integrated Circuits and Systems, Vol. 16 (11), pp. 1250-1259, 1997.
- [5] Sato, H., Kunitomo, H., Tsuneno, K., Mori, K., Masuda, H., "Accurate Statistical Process Variation Analysis for 0.25- μ m CMOS with Advanced TCAD Methodology", *IEEE Transactions on Semiconductor Manufacturing*, Vol.11 (4), pp. 575-582, November 1998.
- [6] Sanders, T. J., K. Rekab, D. P. Means, and F. M. Rotella, "Integrated Circuit Design for Manufacturing through Statistical Simulation of Process Steps", *IEEE Trans. on Semiconductor Manufacturing*, November 1992.
- [7] Sanders, T. J., M. M. Shahsavari and D.P. Means, "The Use of Statistical TCAD Methodology in Industrial Environments," *Proceedings of the Tenth Biennial IEEE UGIM Symposium*, pp. 46-50, May 1993.
- [8] Sanders, T. J., M. J. Phelps and G. T. Hess, "STADIUM-SOI: Statistical Design for Manufacturing Software for Low Power Silicon-on-Insulator MOSFETS", *IEEE SOI Conference Proceedings*, October 1995.
- [9] Sanders, T.J., Hess, G.T., Lee, S.K., Phelps, M.J., Means, D.P., "Manufacturing Sensitivity Analysis of a 0.25 Micron VMW CMOS Process", *Government Microelectronics Applications Conf. Proc.*, March, 1996.
- [10] Hess, G.T., Sanders, T.J., Means, D.P., "Design for Manufacturability Through the Use of Statistical Simulation", *Electronic Components Technology Conference Proceedings*, June 1996.
- [11] Hemmenway, D. et al., "UHF2: BiCMOS Technology Optimized for Low Cost, Mixed Signal RF applications", *Proc. of SPIE, Microelectronic Device Technology Symposium III*, vol. 3881, pp. 86-93, 1999.
- [12] Splain, C., MS Thesis in Electrical Engineering at *Florida Institute of Technology*, Melbourne, Florida, 1999.
- [13] Lee, T.H., "The Design of CMOS RF Integrated Circuits, 1st Ed., Cambridge Univ. Press, p.272, 1998.
- [14] Meyer, R.G., Mack, W.D, Hageraats, J.E.M, "A 2.5 GHz BiCMOS Transceiver for Wireless LAN's", *IEEE J. Solid State Circuits*, 32 (12), pp.2097-2104, 1997.
- [15] Rudell, J.C., Ou, J.J., Cho, T.B., Chien, G., Brianti, F., Weldon, J.A., Gray, P.R., "A 1.9GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications", *ibid.*, pp. 2071-2088, 1997.